Skip to content

Commit 29f54fe

Browse files
0xc01700xc0170
authored
Merge pull request #13509 from alcheagle/new_target_STM32L071CXCTX
Adding STM32L071xx target
2 parents 90ca583 + 3c39eeb commit 29f54fe

16 files changed

+8205
-25
lines changed

‎targets/TARGET_STM/TARGET_STM32L0/TARGET_MCU_STM32L071xx/device/TOOLCHAIN_ARM/startup_stm32l071xx.S

Lines changed: 245 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,245 @@
1+
;* mbed Microcontroller Library
2+
;* SPDX-License-Identifier: BSD-3-Clause
3+
;******************************************************************************
4+
;*
5+
;* Copyright (c) 2020 STMicroelectronics.
6+
;* All rights reserved.
7+
;*
8+
;* This software component is licensed by ST under BSD 3-Clause license,
9+
;* the "License"; You may not use this file except in compliance with the
10+
;* License. You may obtain a copy of the License at:
11+
;* opensource.org/licenses/BSD-3-Clause
12+
;*
13+
;******************************************************************************
14+
;* Description : STM32l071xx Devices vector table for MDK-ARM toolchain.
15+
;* This module performs:
16+
;* - Set the initial SP
17+
;* - Set the initial PC == Reset_Handler
18+
;* - Set the vector table entries with the exceptions ISR address
19+
;* - Branches to __main in the C library (which eventually
20+
;* calls main()).
21+
;* After Reset the Cortex-M0+ processor is in Thread mode,
22+
;* priority is Privileged, and the Stack is set to Main.
23+
;*******************************************************************************
24+
;
25+
; Amount of memory (in bytes) allocated for Stack
26+
; Tailor this value to your application needs
27+
; <h> Stack Configuration
28+
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
29+
; </h>
30+
31+
Stack_Size EQU 0x00000400
32+
33+
AREA STACK, NOINIT, READWRITE, ALIGN=3
34+
Stack_Mem SPACE Stack_Size
35+
__initial_sp
36+
37+
38+
; <h> Heap Configuration
39+
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
40+
; </h>
41+
42+
Heap_Size EQU 0x00000200
43+
44+
AREA HEAP, NOINIT, READWRITE, ALIGN=3
45+
__heap_base
46+
Heap_Mem SPACE Heap_Size
47+
__heap_limit
48+
49+
PRESERVE8
50+
THUMB
51+
52+
53+
; Vector Table Mapped to Address 0 at Reset
54+
AREA RESET, DATA, READONLY
55+
EXPORT __Vectors
56+
EXPORT __Vectors_End
57+
EXPORT __Vectors_Size
58+
59+
__Vectors DCD __initial_sp ; Top of Stack
60+
DCD Reset_Handler ; Reset Handler
61+
DCD NMI_Handler ; NMI Handler
62+
DCD HardFault_Handler ; Hard Fault Handler
63+
DCD 0 ; Reserved
64+
DCD 0 ; Reserved
65+
DCD 0 ; Reserved
66+
DCD 0 ; Reserved
67+
DCD 0 ; Reserved
68+
DCD 0 ; Reserved
69+
DCD 0 ; Reserved
70+
DCD SVC_Handler ; SVCall Handler
71+
DCD 0 ; Reserved
72+
DCD 0 ; Reserved
73+
DCD PendSV_Handler ; PendSV Handler
74+
DCD SysTick_Handler ; SysTick Handler
75+
76+
; External Interrupts
77+
DCD WWDG_IRQHandler ; Window Watchdog
78+
DCD PVD_IRQHandler ; PVD through EXTI Line detect
79+
DCD RTC_IRQHandler ; RTC through EXTI Line
80+
DCD FLASH_IRQHandler ; FLASH
81+
DCD RCC_IRQHandler ; RCC
82+
DCD EXTI0_1_IRQHandler ; EXTI Line 0 and 1
83+
DCD EXTI2_3_IRQHandler ; EXTI Line 2 and 3
84+
DCD EXTI4_15_IRQHandler ; EXTI Line 4 to 15
85+
DCD 0 ; Reserved
86+
DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
87+
DCD DMA1_Channel2_3_IRQHandler ; DMA1 Channel 2 and Channel 3
88+
DCD DMA1_Channel4_5_6_7_IRQHandler ; DMA1 Channel 4, Channel 5, Channel 6 and Channel 7
89+
DCD ADC1_COMP_IRQHandler ; ADC1, COMP1 and COMP2
90+
DCD LPTIM1_IRQHandler ; LPTIM1
91+
DCD USART4_5_IRQHandler ; USART4 and USART5
92+
DCD TIM2_IRQHandler ; TIM2
93+
DCD TIM3_IRQHandler ; TIM3
94+
DCD TIM6_IRQHandler ; TIM6
95+
DCD TIM7_IRQHandler ; TIM7
96+
DCD 0 ; Reserved
97+
DCD TIM21_IRQHandler ; TIM21
98+
DCD I2C3_IRQHandler ; I2C3
99+
DCD TIM22_IRQHandler ; TIM22
100+
DCD I2C1_IRQHandler ; I2C1
101+
DCD I2C2_IRQHandler ; I2C2
102+
DCD SPI1_IRQHandler ; SPI1
103+
DCD SPI2_IRQHandler ; SPI2
104+
DCD USART1_IRQHandler ; USART1
105+
DCD USART2_IRQHandler ; USART2
106+
DCD LPUART1_IRQHandler ; LPUART1
107+
DCD 0 ; Reserved
108+
DCD 0 ; Reserved
109+
110+
__Vectors_End
111+
112+
__Vectors_Size EQU __Vectors_End - __Vectors
113+
114+
AREA |.text|, CODE, READONLY
115+
116+
; Reset handler routine
117+
Reset_Handler PROC
118+
EXPORT Reset_Handler [WEAK]
119+
IMPORT __main
120+
IMPORT SystemInit
121+
LDR R0, =SystemInit
122+
BLX R0
123+
LDR R0, =__main
124+
BX R0
125+
ENDP
126+
127+
; Dummy Exception Handlers (infinite loops which can be modified)
128+
129+
NMI_Handler PROC
130+
EXPORT NMI_Handler [WEAK]
131+
B .
132+
ENDP
133+
HardFault_Handler\
134+
PROC
135+
EXPORT HardFault_Handler [WEAK]
136+
B .
137+
ENDP
138+
SVC_Handler PROC
139+
EXPORT SVC_Handler [WEAK]
140+
B .
141+
ENDP
142+
PendSV_Handler PROC
143+
EXPORT PendSV_Handler [WEAK]
144+
B .
145+
ENDP
146+
SysTick_Handler PROC
147+
EXPORT SysTick_Handler [WEAK]
148+
B .
149+
ENDP
150+
151+
Default_Handler PROC
152+
153+
EXPORT WWDG_IRQHandler [WEAK]
154+
EXPORT PVD_IRQHandler [WEAK]
155+
EXPORT RTC_IRQHandler [WEAK]
156+
EXPORT FLASH_IRQHandler [WEAK]
157+
EXPORT RCC_IRQHandler [WEAK]
158+
EXPORT EXTI0_1_IRQHandler [WEAK]
159+
EXPORT EXTI2_3_IRQHandler [WEAK]
160+
EXPORT EXTI4_15_IRQHandler [WEAK]
161+
EXPORT DMA1_Channel1_IRQHandler [WEAK]
162+
EXPORT DMA1_Channel2_3_IRQHandler [WEAK]
163+
EXPORT DMA1_Channel4_5_6_7_IRQHandler [WEAK]
164+
EXPORT ADC1_COMP_IRQHandler [WEAK]
165+
EXPORT LPTIM1_IRQHandler [WEAK]
166+
EXPORT USART4_5_IRQHandler [WEAK]
167+
EXPORT TIM2_IRQHandler [WEAK]
168+
EXPORT TIM3_IRQHandler [WEAK]
169+
EXPORT TIM6_IRQHandler [WEAK]
170+
EXPORT TIM7_IRQHandler [WEAK]
171+
EXPORT TIM21_IRQHandler [WEAK]
172+
EXPORT TIM22_IRQHandler [WEAK]
173+
EXPORT I2C1_IRQHandler [WEAK]
174+
EXPORT I2C2_IRQHandler [WEAK]
175+
EXPORT I2C3_IRQHandler [WEAK]
176+
EXPORT SPI1_IRQHandler [WEAK]
177+
EXPORT SPI2_IRQHandler [WEAK]
178+
EXPORT USART1_IRQHandler [WEAK]
179+
EXPORT USART2_IRQHandler [WEAK]
180+
EXPORT LPUART1_IRQHandler [WEAK]
181+
182+
WWDG_IRQHandler
183+
PVD_IRQHandler
184+
RTC_IRQHandler
185+
FLASH_IRQHandler
186+
RCC_IRQHandler
187+
EXTI0_1_IRQHandler
188+
EXTI2_3_IRQHandler
189+
EXTI4_15_IRQHandler
190+
DMA1_Channel1_IRQHandler
191+
DMA1_Channel2_3_IRQHandler
192+
DMA1_Channel4_5_6_7_IRQHandler
193+
ADC1_COMP_IRQHandler
194+
LPTIM1_IRQHandler
195+
USART4_5_IRQHandler
196+
TIM2_IRQHandler
197+
TIM3_IRQHandler
198+
TIM6_IRQHandler
199+
TIM7_IRQHandler
200+
TIM21_IRQHandler
201+
TIM22_IRQHandler
202+
I2C1_IRQHandler
203+
I2C2_IRQHandler
204+
I2C3_IRQHandler
205+
SPI1_IRQHandler
206+
SPI2_IRQHandler
207+
USART1_IRQHandler
208+
USART2_IRQHandler
209+
LPUART1_IRQHandler
210+
211+
B .
212+
213+
ENDP
214+
215+
ALIGN
216+
217+
;*******************************************************************************
218+
; User Stack and Heap initialization
219+
;*******************************************************************************
220+
IF :DEF:__MICROLIB
221+
222+
EXPORT __initial_sp
223+
EXPORT __heap_base
224+
EXPORT __heap_limit
225+
226+
ELSE
227+
228+
IMPORT __use_two_region_memory
229+
EXPORT __user_initial_stackheap
230+
231+
__user_initial_stackheap
232+
233+
LDR R0, = Heap_Mem
234+
LDR R1, =(Stack_Mem + Stack_Size)
235+
LDR R2, = (Heap_Mem + Heap_Size)
236+
LDR R3, = Stack_Mem
237+
BX LR
238+
239+
ALIGN
240+
241+
ENDIF
242+
243+
END
244+
245+
;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****

‎targets/TARGET_STM/TARGET_STM32L0/TARGET_MCU_STM32L071xx/device/TOOLCHAIN_ARM/stm32l071xx.sct

Lines changed: 53 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,53 @@
1+
#! armcc -E
2+
; Scatter-Loading Description File
3+
;
4+
; SPDX-License-Identifier: BSD-3-Clause
5+
;******************************************************************************
6+
;* @attention
7+
;*
8+
;* Copyright (c) 2016-2020 STMicroelectronics.
9+
;* All rights reserved.
10+
;*
11+
;* This software component is licensed by ST under BSD 3-Clause license,
12+
;* the "License"; You may not use this file except in compliance with the
13+
;* License. You may obtain a copy of the License at:
14+
;* opensource.org/licenses/BSD-3-Clause
15+
;*
16+
;******************************************************************************
17+
18+
#include "../cmsis_nvic.h"
19+
20+
#if !defined(MBED_APP_START)
21+
#define MBED_APP_START MBED_ROM_START
22+
#endif
23+
24+
#if !defined(MBED_APP_SIZE)
25+
#define MBED_APP_SIZE MBED_ROM_SIZE
26+
#endif
27+
28+
#if !defined(MBED_BOOT_STACK_SIZE)
29+
/* This value is normally defined by the tools to 0x1000 for bare metal and 0x400 for RTOS */
30+
#define MBED_BOOT_STACK_SIZE 0x400
31+
#endif
32+
33+
/* Round up VECTORS_SIZE to 8 bytes */
34+
#define VECTORS_SIZE (((NVIC_NUM_VECTORS * 4) + 7) AND ~7)
35+
36+
LR_IROM1 MBED_APP_START MBED_APP_SIZE {
37+
38+
ER_IROM1 MBED_APP_START MBED_APP_SIZE {
39+
*.o (RESET, +First)
40+
*(InRoot$$Sections)
41+
.ANY (+RO)
42+
}
43+
44+
RW_IRAM1 (MBED_RAM_START + VECTORS_SIZE) { ; RW data
45+
.ANY (+RW +ZI)
46+
}
47+
48+
ARM_LIB_HEAP AlignExpr(+0, 16) EMPTY (MBED_RAM_START + MBED_RAM_SIZE - MBED_BOOT_STACK_SIZE - AlignExpr(ImageLimit(RW_IRAM1), 16)) { ; Heap growing up
49+
}
50+
51+
ARM_LIB_STACK (MBED_RAM_START + MBED_RAM_SIZE) EMPTY -MBED_BOOT_STACK_SIZE { ; Stack region growing down
52+
}
53+
}

0 commit comments

Comments
 (0)