Skip to content
This repository was archived by the owner on Dec 22, 2021. It is now read-only.

Commit c69b8ef

Browse files
authored
i64x2.gt_s, i64x2.lt_s, i64x2.ge_s, and i64x2.le_s instructions (#412)
1 parent b6ca6b2 commit c69b8ef

File tree

3 files changed

+13
-1
lines changed

3 files changed

+13
-1
lines changed

proposals/simd/BinarySIMD.md

Lines changed: 5 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -251,6 +251,10 @@ For example, `ImmLaneIdx16` is a byte with values in the range 0-15 (inclusive).
251251
| `v128.store64_lane` | `TBD`| m:memarg, i:ImmLaneIdx2 |
252252
| `i64x2.eq` | `TBD`| - |
253253
| `i64x2.ne` | `TBD`| - |
254+
| `i64x2.lt_s` | `TBD`| - |
255+
| `i64x2.gt_s` | `TBD`| - |
256+
| `i64x2.le_s` | `TBD`| - |
257+
| `i64x2.ge_s` | `TBD`| - |
254258
| `i64x2.all_true` | `TBD`| - |
255259
| `f64x2.convert_low_i32x4_s` | `TBD`| - |
256260
| `f64x2.convert_low_i32x4_u` | `TBD`| - |
@@ -262,4 +266,4 @@ For example, `ImmLaneIdx16` is a byte with values in the range 0-15 (inclusive).
262266
| `i16x8.extadd_pairwise_i8x16_s` | `TBD`| - |
263267
| `i16x8.extadd_pairwise_i8x16_u` | `TBD`| - |
264268
| `i32x4.extadd_pairwise_i16x8_s` | `TBD`| - |
265-
| `i32x4.extadd_pairwise_i16x8_u` | `TBD`| - |
269+
| `i32x4.extadd_pairwise_i16x8_u` | `TBD`| - |

proposals/simd/ImplementationStatus.md

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -231,6 +231,10 @@
231231
| `i16x8.extadd_pairwise_i8x16_u` | | | | | |
232232
| `i32x4.extadd_pairwise_i16x8_s` | | | | | |
233233
| `i32x4.extadd_pairwise_i16x8_u` | | | | | |
234+
| `i64x2.lt_s` | | | | | |
235+
| `i64x2.gt_s` | | | | | |
236+
| `i64x2.le_s` | | | | | |
237+
| `i64x2.ge_s` | | | | | |
234238

235239
[1] Tip of tree LLVM as of May 20, 2020
236240

proposals/simd/SIMD.md

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -787,6 +787,7 @@ def S.ne(a, b):
787787
* `i16x8.lt_u(a: v128, b: v128) -> v128`
788788
* `i32x4.lt_s(a: v128, b: v128) -> v128`
789789
* `i32x4.lt_u(a: v128, b: v128) -> v128`
790+
* `i64x2.lt_s(a: v128, b: v128) -> v128`
790791
* `f32x4.lt(a: v128, b: v128) -> v128`
791792
* `f64x2.lt(a: v128, b: v128) -> v128`
792793

@@ -797,6 +798,7 @@ def S.ne(a, b):
797798
* `i16x8.le_u(a: v128, b: v128) -> v128`
798799
* `i32x4.le_s(a: v128, b: v128) -> v128`
799800
* `i32x4.le_u(a: v128, b: v128) -> v128`
801+
* `i64x2.le_s(a: v128, b: v128) -> v128`
800802
* `f32x4.le(a: v128, b: v128) -> v128`
801803
* `f64x2.le(a: v128, b: v128) -> v128`
802804

@@ -807,6 +809,7 @@ def S.ne(a, b):
807809
* `i16x8.gt_u(a: v128, b: v128) -> v128`
808810
* `i32x4.gt_s(a: v128, b: v128) -> v128`
809811
* `i32x4.gt_u(a: v128, b: v128) -> v128`
812+
* `i64x2.gt_s(a: v128, b: v128) -> v128`
810813
* `f32x4.gt(a: v128, b: v128) -> v128`
811814
* `f64x2.gt(a: v128, b: v128) -> v128`
812815

@@ -817,6 +820,7 @@ def S.ne(a, b):
817820
* `i16x8.ge_u(a: v128, b: v128) -> v128`
818821
* `i32x4.ge_s(a: v128, b: v128) -> v128`
819822
* `i32x4.ge_u(a: v128, b: v128) -> v128`
823+
* `i64x2.ge_s(a: v128, b: v128) -> v128`
820824
* `f32x4.ge(a: v128, b: v128) -> v128`
821825
* `f64x2.ge(a: v128, b: v128) -> v128`
822826

0 commit comments

Comments
 (0)