@@ -1168,16 +1168,26 @@ def get_io_buffer(self, buffer):
1168
1168
if isinstance (buffer , io .Buffer ):
1169
1169
result = IOBuffer (buffer .direction , buffer .port )
1170
1170
elif isinstance (buffer , io .FFBuffer ):
1171
- result = FFBuffer (buffer .direction , buffer .port )
1171
+ result = FFBuffer (buffer .direction , buffer .port ,
1172
+ i_domain = buffer .i_domain ,
1173
+ o_domain = buffer .o_domain )
1172
1174
elif isinstance (buffer , io .DDRBuffer ):
1173
1175
if self .family in ("virtex2" , "virtex2p" , "spartan3" ):
1174
- result = DDRBufferVirtex2 (buffer .direction , buffer .port )
1176
+ result = DDRBufferVirtex2 (buffer .direction , buffer .port ,
1177
+ i_domain = buffer .i_domain ,
1178
+ o_domain = buffer .o_domain )
1175
1179
elif self .family in ("spartan3e" , "spartan3a" , "spartan3adsp" , "spartan6" ):
1176
- result = DDRBufferSpartan3E (buffer .direction , buffer .port )
1180
+ result = DDRBufferSpartan3E (buffer .direction , buffer .port ,
1181
+ i_domain = buffer .i_domain ,
1182
+ o_domain = buffer .o_domain )
1177
1183
elif self .family in ("virtex4" , "virtex5" , "virtex6" , "series7" ):
1178
- result = DDRBufferVirtex4 (buffer .direction , buffer .port )
1184
+ result = DDRBufferVirtex4 (buffer .direction , buffer .port ,
1185
+ i_domain = buffer .i_domain ,
1186
+ o_domain = buffer .o_domain )
1179
1187
elif self .family in ("ultrascale" , "ultrascaleplus" ):
1180
- result = DDRBufferUltrascale (buffer .direction , buffer .port )
1188
+ result = DDRBufferUltrascale (buffer .direction , buffer .port ,
1189
+ i_domain = buffer .i_domain ,
1190
+ o_domain = buffer .o_domain )
1181
1191
else :
1182
1192
raise TypeError (f"Family { self .family } doesn't implement DDR buffers" )
1183
1193
else :
0 commit comments