@@ -1585,6 +1585,22 @@ const (
1585
1585
SBFX_LE
1586
1586
SBFX
1587
1587
SBFX_ZZ
1588
+ SDIV_EQ
1589
+ SDIV_NE
1590
+ SDIV_CS
1591
+ SDIV_CC
1592
+ SDIV_MI
1593
+ SDIV_PL
1594
+ SDIV_VS
1595
+ SDIV_VC
1596
+ SDIV_HI
1597
+ SDIV_LS
1598
+ SDIV_GE
1599
+ SDIV_LT
1600
+ SDIV_GT
1601
+ SDIV_LE
1602
+ SDIV
1603
+ SDIV_ZZ
1588
1604
SEL_EQ
1589
1605
SEL_NE
1590
1606
SEL_CS
@@ -2929,6 +2945,22 @@ const (
2929
2945
UBFX_LE
2930
2946
UBFX
2931
2947
UBFX_ZZ
2948
+ UDIV_EQ
2949
+ UDIV_NE
2950
+ UDIV_CS
2951
+ UDIV_CC
2952
+ UDIV_MI
2953
+ UDIV_PL
2954
+ UDIV_VS
2955
+ UDIV_VC
2956
+ UDIV_HI
2957
+ UDIV_LS
2958
+ UDIV_GE
2959
+ UDIV_LT
2960
+ UDIV_GT
2961
+ UDIV_LE
2962
+ UDIV
2963
+ UDIV_ZZ
2932
2964
UHADD16_EQ
2933
2965
UHADD16_NE
2934
2966
UHADD16_CS
@@ -6107,6 +6139,22 @@ var opstr = [...]string{
6107
6139
SBFX_LE : "SBFX.LE" ,
6108
6140
SBFX : "SBFX" ,
6109
6141
SBFX_ZZ : "SBFX.ZZ" ,
6142
+ SDIV_EQ : "SDIV.EQ" ,
6143
+ SDIV_NE : "SDIV.NE" ,
6144
+ SDIV_CS : "SDIV.CS" ,
6145
+ SDIV_CC : "SDIV.CC" ,
6146
+ SDIV_MI : "SDIV.MI" ,
6147
+ SDIV_PL : "SDIV.PL" ,
6148
+ SDIV_VS : "SDIV.VS" ,
6149
+ SDIV_VC : "SDIV.VC" ,
6150
+ SDIV_HI : "SDIV.HI" ,
6151
+ SDIV_LS : "SDIV.LS" ,
6152
+ SDIV_GE : "SDIV.GE" ,
6153
+ SDIV_LT : "SDIV.LT" ,
6154
+ SDIV_GT : "SDIV.GT" ,
6155
+ SDIV_LE : "SDIV.LE" ,
6156
+ SDIV : "SDIV" ,
6157
+ SDIV_ZZ : "SDIV.ZZ" ,
6110
6158
SEL_EQ : "SEL.EQ" ,
6111
6159
SEL_NE : "SEL.NE" ,
6112
6160
SEL_CS : "SEL.CS" ,
@@ -7436,6 +7484,22 @@ var opstr = [...]string{
7436
7484
UBFX_LE : "UBFX.LE" ,
7437
7485
UBFX : "UBFX" ,
7438
7486
UBFX_ZZ : "UBFX.ZZ" ,
7487
+ UDIV_EQ : "UDIV.EQ" ,
7488
+ UDIV_NE : "UDIV.NE" ,
7489
+ UDIV_CS : "UDIV.CS" ,
7490
+ UDIV_CC : "UDIV.CC" ,
7491
+ UDIV_MI : "UDIV.MI" ,
7492
+ UDIV_PL : "UDIV.PL" ,
7493
+ UDIV_VS : "UDIV.VS" ,
7494
+ UDIV_VC : "UDIV.VC" ,
7495
+ UDIV_HI : "UDIV.HI" ,
7496
+ UDIV_LS : "UDIV.LS" ,
7497
+ UDIV_GE : "UDIV.GE" ,
7498
+ UDIV_LT : "UDIV.LT" ,
7499
+ UDIV_GT : "UDIV.GT" ,
7500
+ UDIV_LE : "UDIV.LE" ,
7501
+ UDIV : "UDIV" ,
7502
+ UDIV_ZZ : "UDIV.ZZ" ,
7439
7503
UHADD16_EQ : "UHADD16.EQ" ,
7440
7504
UHADD16_NE : "UHADD16.NE" ,
7441
7505
UHADD16_CS : "UHADD16.CS" ,
@@ -9267,6 +9331,8 @@ var instFormats = [...]instFormat{
9267
9331
{0x0fe00090 , 0x00c00010 , 4 , SBC_EQ , 0x14011c04 , instArgs {arg_R_12 , arg_R_16 , arg_R_shift_R }}, // SBC{S}<c> <Rd>,<Rn>,<Rm>,<type> <Rs> cond:4|0|0|0|0|1|1|0|S|Rn:4|Rd:4|Rs:4|0|type:2|1|Rm:4
9268
9332
{0x0fe00010 , 0x00c00000 , 2 , SBC_EQ , 0x14011c04 , instArgs {arg_R_12 , arg_R_16 , arg_R_shift_imm }}, // SBC{S}<c> <Rd>,<Rn>,<Rm>{,<shift>} cond:4|0|0|0|0|1|1|0|S|Rn:4|Rd:4|imm5:5|type:2|0|Rm:4
9269
9333
{0x0fe00070 , 0x07a00050 , 4 , SBFX_EQ , 0x1c04 , instArgs {arg_R_12 , arg_R_0 , arg_imm5 , arg_widthm1 }}, // SBFX<c> <Rd>,<Rn>,#<lsb>,#<widthm1> cond:4|0|1|1|1|1|0|1|widthm1:5|Rd:4|lsb:5|1|0|1|Rn:4
9334
+ {0x0ff0f0f0 , 0x0710f010 , 4 , SDIV_EQ , 0x1c04 , instArgs {arg_R_16 , arg_R_0 , arg_R_8 }}, // SDIV<c> <Rd>,<Rn>,<Rm> cond:4|0|1|1|1|0|0|0|1|Rd:4|(1)|(1)|(1)|(1)|Rm:4|0|0|0|1|Rn:4
9335
+ {0x0ff000f0 , 0x0710f010 , 3 , SDIV_EQ , 0x1c04 , instArgs {arg_R_16 , arg_R_0 , arg_R_8 }}, // SDIV<c> <Rd>,<Rn>,<Rm> cond:4|0|1|1|1|0|0|0|1|Rd:4|(1)|(1)|(1)|(1)|Rm:4|0|0|0|1|Rn:4
9270
9336
{0x0ff00ff0 , 0x06800fb0 , 4 , SEL_EQ , 0x1c04 , instArgs {arg_R_12 , arg_R_16 , arg_R_0 }}, // SEL<c> <Rd>,<Rn>,<Rm> cond:4|0|1|1|0|1|0|0|0|Rn:4|Rd:4|(1)|(1)|(1)|(1)|1|0|1|1|Rm:4
9271
9337
{0x0ff000f0 , 0x06800fb0 , 3 , SEL_EQ , 0x1c04 , instArgs {arg_R_12 , arg_R_16 , arg_R_0 }}, // SEL<c> <Rd>,<Rn>,<Rm> cond:4|0|1|1|0|1|0|0|0|Rn:4|Rd:4|(1)|(1)|(1)|(1)|1|0|1|1|Rm:4
9272
9338
{0xfffffdff , 0xf1010000 , 4 , SETEND , 0x0 , instArgs {arg_endian }}, // SETEND <endian_specifier> 1|1|1|1|0|0|0|1|0|0|0|0|0|0|0|1|0|0|0|0|0|0|E|(0)|(0)|(0)|(0)|(0)|(0)|(0)|(0)|(0)
@@ -9365,6 +9431,8 @@ var instFormats = [...]instFormat{
9365
9431
{0x0ff00ff0 , 0x06500f30 , 4 , UASX_EQ , 0x1c04 , instArgs {arg_R_12 , arg_R_16 , arg_R_0 }}, // UASX<c> <Rd>,<Rn>,<Rm> cond:4|0|1|1|0|0|1|0|1|Rn:4|Rd:4|(1)|(1)|(1)|(1)|0|0|1|1|Rm:4
9366
9432
{0x0ff000f0 , 0x06500f30 , 3 , UASX_EQ , 0x1c04 , instArgs {arg_R_12 , arg_R_16 , arg_R_0 }}, // UASX<c> <Rd>,<Rn>,<Rm> cond:4|0|1|1|0|0|1|0|1|Rn:4|Rd:4|(1)|(1)|(1)|(1)|0|0|1|1|Rm:4
9367
9433
{0x0fe00070 , 0x07e00050 , 4 , UBFX_EQ , 0x1c04 , instArgs {arg_R_12 , arg_R_0 , arg_imm5 , arg_widthm1 }}, // UBFX<c> <Rd>,<Rn>,#<lsb>,#<widthm1> cond:4|0|1|1|1|1|1|1|widthm1:5|Rd:4|lsb:5|1|0|1|Rn:4
9434
+ {0x0ff0f0f0 , 0x0730f010 , 4 , UDIV_EQ , 0x1c04 , instArgs {arg_R_16 , arg_R_0 , arg_R_8 }}, // UDIV<c> <Rd>,<Rn>,<Rm> cond:4|0|1|1|1|0|0|1|1|Rd:4|(1)|(1)|(1)|(1)|Rm:4|0|0|0|1|Rn:4
9435
+ {0x0ff000f0 , 0x0730f010 , 3 , UDIV_EQ , 0x1c04 , instArgs {arg_R_16 , arg_R_0 , arg_R_8 }}, // UDIV<c> <Rd>,<Rn>,<Rm> cond:4|0|1|1|1|0|0|1|1|Rd:4|(1)|(1)|(1)|(1)|Rm:4|0|0|0|1|Rn:4
9368
9436
{0x0ff00ff0 , 0x06700f10 , 4 , UHADD16_EQ , 0x1c04 , instArgs {arg_R_12 , arg_R_16 , arg_R_0 }}, // UHADD16<c> <Rd>,<Rn>,<Rm> cond:4|0|1|1|0|0|1|1|1|Rn:4|Rd:4|(1)|(1)|(1)|(1)|0|0|0|1|Rm:4
9369
9437
{0x0ff000f0 , 0x06700f10 , 3 , UHADD16_EQ , 0x1c04 , instArgs {arg_R_12 , arg_R_16 , arg_R_0 }}, // UHADD16<c> <Rd>,<Rn>,<Rm> cond:4|0|1|1|0|0|1|1|1|Rn:4|Rd:4|(1)|(1)|(1)|(1)|0|0|0|1|Rm:4
9370
9438
{0x0ff00ff0 , 0x06700f90 , 4 , UHADD8_EQ , 0x1c04 , instArgs {arg_R_12 , arg_R_16 , arg_R_0 }}, // UHADD8<c> <Rd>,<Rn>,<Rm> cond:4|0|1|1|0|0|1|1|1|Rn:4|Rd:4|(1)|(1)|(1)|(1)|1|0|0|1|Rm:4
0 commit comments