Skip to content

Commit f1dfc60

Browse files
authored
Update CI to use intel/CacheLib repo (#17)
1 parent f0c5c54 commit f1dfc60

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

.github/workflows/build-cachelib-docker.yml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -9,7 +9,7 @@ jobs:
99
runs-on: ubuntu-latest
1010
env:
1111
REPO: cachelib
12-
GITHUB_REPO: pmem/CacheLib
12+
GITHUB_REPO: intel/CacheLib
1313
CONTAINER_REG: ghcr.io/pmem/cachelib
1414
CONTAINER_REG_USER: ${{ secrets.GH_CR_USER }}
1515
CONTAINER_REG_PASS: ${{ secrets.GH_CR_PAT }}

docker/images/install-cachelib-deps.sh

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22
# SPDX-License-Identifier: BSD-3-Clause
33
# Copyright 2022, Intel Corporation
44

5-
git clone https://github.com/pmem/CacheLib CacheLib
5+
git clone -b develop https://github.com/intel/CacheLib CacheLib
66

77
./CacheLib/contrib/prerequisites-centos8.sh
88

0 commit comments

Comments
 (0)