We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 929ceec commit 24bc4f6Copy full SHA for 24bc4f6
llvm/lib/Target/Hexagon/HexagonGenMux.cpp
@@ -26,7 +26,7 @@
26
#include "llvm/ADT/DenseMap.h"
27
#include "llvm/ADT/SmallVector.h"
28
#include "llvm/ADT/StringRef.h"
29
-#include "llvm/CodeGen/LivePhysRegs.h"
+#include "llvm/CodeGen/LiveRegUnits.h"
30
#include "llvm/CodeGen/MachineBasicBlock.h"
31
#include "llvm/CodeGen/MachineFunction.h"
32
#include "llvm/CodeGen/MachineFunctionPass.h"
@@ -346,11 +346,11 @@ bool HexagonGenMux::genMuxInBlock(MachineBasicBlock &B) {
346
347
// Fix up kill flags.
348
349
- LivePhysRegs LPR(*HRI);
+ LiveRegUnits LPR(*HRI);
350
LPR.addLiveOuts(B);
351
auto IsLive = [&LPR, this](unsigned Reg) -> bool {
352
for (MCPhysReg S : HRI->subregs_inclusive(Reg))
353
- if (LPR.contains(S))
+ if (!LPR.available(S))
354
return true;
355
return false;
356
};
0 commit comments