@@ -2929,14 +2929,16 @@ bool SPIRVInstructionSelector::selectFirstBitHigh64(Register ResVReg,
2929
2929
unsigned selectOp;
2930
2930
unsigned addOp;
2931
2931
if (isScalarRes) {
2932
- NegOneReg = GR.getOrCreateConstInt (-1 , I, ResType , TII, ZeroAsNull);
2932
+ NegOneReg =
2933
+ GR.getOrCreateConstInt ((unsigned )-1 , I, ResType , TII, ZeroAsNull);
2933
2934
Reg0 = GR.getOrCreateConstInt (0 , I, ResType , TII, ZeroAsNull);
2934
2935
Reg32 = GR.getOrCreateConstInt (32 , I, ResType , TII, ZeroAsNull);
2935
2936
selectOp = SPIRV::OpSelectSISCond;
2936
2937
addOp = SPIRV::OpIAddS;
2937
2938
} else {
2938
2939
BoolType = GR.getOrCreateSPIRVVectorType (BoolType, count, MIRBuilder);
2939
- NegOneReg = GR.getOrCreateConstVector (-1 , I, ResType , TII, ZeroAsNull);
2940
+ NegOneReg =
2941
+ GR.getOrCreateConstVector ((unsigned )-1 , I, ResType , TII, ZeroAsNull);
2940
2942
Reg0 = GR.getOrCreateConstVector (0 , I, ResType , TII, ZeroAsNull);
2941
2943
Reg32 = GR.getOrCreateConstVector (32 , I, ResType , TII, ZeroAsNull);
2942
2944
selectOp = SPIRV::OpSelectVIVCond;
0 commit comments