Skip to content

Commit 5b1d897

Browse files
committed
Rename variable
1 parent 0cccd5f commit 5b1d897

File tree

1 file changed

+5
-5
lines changed

1 file changed

+5
-5
lines changed

llvm/lib/Target/AMDGPU/SIInstrInfo.cpp

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -3947,22 +3947,22 @@ MachineInstr *SIInstrInfo::convertToThreeAddress(MachineInstr &MI,
39473947
(ST.getConstantBusLimit(Opc) > 1 || !Src0->isReg() ||
39483948
!RI.isSGPRReg(MBB.getParent()->getRegInfo(), Src0->getReg()))) {
39493949
MachineInstr *DefMI;
3950-
const auto killDef = [&](SlotIndex NewIdx) -> void {
3950+
const auto killDef = [&](SlotIndex OldDefIdx) -> void {
39513951
const MachineRegisterInfo &MRI = MBB.getParent()->getRegInfo();
39523952
// The only user is the instruction which will be killed.
39533953
Register DefReg = DefMI->getOperand(0).getReg();
39543954

39553955
if (LIS) {
39563956
LiveInterval &DefLI = LIS->getInterval(DefReg);
3957-
LiveRange::Segment *OldSeg = DefLI.getSegmentContaining(NewIdx);
3957+
LiveRange::Segment *OldSeg = DefLI.getSegmentContaining(OldDefIdx);
39583958
assert(OldSeg && "segment not found for instruction in LiveInterval");
39593959

3960-
if (OldSeg->end == NewIdx.getRegSlot()) {
3960+
if (OldSeg->end == OldDefIdx.getRegSlot()) {
39613961
DefLI.removeSegment(*OldSeg, true);
39623962

39633963
for (auto &SR : DefLI.subranges()) {
3964-
LiveRange::Segment *OldSegSR = SR.getSegmentContaining(NewIdx);
3965-
if (OldSegSR->end == NewIdx.getRegSlot())
3964+
LiveRange::Segment *OldSegSR = SR.getSegmentContaining(OldDefIdx);
3965+
if (OldSegSR->end == OldDefIdx.getRegSlot())
39663966
SR.removeSegment(*OldSegSR, true);
39673967
}
39683968

0 commit comments

Comments
 (0)