@@ -520,6 +520,7 @@ let SchedRW = [WriteSystem] in {
520
520
} // Defs SSP
521
521
} // Uses SSP
522
522
523
+ let Predicates = [NoEGPR] in {
523
524
def WRSSD : I<0xF6, MRMDestMem, (outs), (ins i32mem:$dst, GR32:$src),
524
525
"wrssd\t{$src, $dst|$dst, $src}",
525
526
[(int_x86_wrssd GR32:$src, addr:$dst)]>, T8PS;
@@ -532,6 +533,22 @@ let SchedRW = [WriteSystem] in {
532
533
def WRUSSQ : RI<0xF5, MRMDestMem, (outs), (ins i64mem:$dst, GR64:$src),
533
534
"wrussq\t{$src, $dst|$dst, $src}",
534
535
[(int_x86_wrussq GR64:$src, addr:$dst)]>, T8PD;
536
+ }
537
+
538
+ let Predicates = [HasEGPR, In64BitMode] in {
539
+ def WRSSD_EVEX : I<0x66, MRMDestMem, (outs), (ins i32mem:$dst, GR32:$src),
540
+ "wrssd\t{$src, $dst|$dst, $src}",
541
+ [(int_x86_wrssd GR32:$src, addr:$dst)]>, EVEX_NoCD8, T_MAP4PS;
542
+ def WRSSQ_EVEX : RI<0x66, MRMDestMem, (outs), (ins i64mem:$dst, GR64:$src),
543
+ "wrssq\t{$src, $dst|$dst, $src}",
544
+ [(int_x86_wrssq GR64:$src, addr:$dst)]>, EVEX_NoCD8, T_MAP4PS;
545
+ def WRUSSD_EVEX : I<0x65, MRMDestMem, (outs), (ins i32mem:$dst, GR32:$src),
546
+ "wrussd\t{$src, $dst|$dst, $src}",
547
+ [(int_x86_wrussd GR32:$src, addr:$dst)]>, EVEX_NoCD8, T_MAP4PD;
548
+ def WRUSSQ_EVEX : RI<0x65, MRMDestMem, (outs), (ins i64mem:$dst, GR64:$src),
549
+ "wrussq\t{$src, $dst|$dst, $src}",
550
+ [(int_x86_wrussq GR64:$src, addr:$dst)]>, EVEX_NoCD8, T_MAP4PD;
551
+ }
535
552
536
553
let Defs = [SSP] in {
537
554
let Uses = [SSP] in {
0 commit comments