Skip to content

Commit 985f5ce

Browse files
committed
update comments
1 parent ee658a1 commit 985f5ce

File tree

2 files changed

+3
-3
lines changed

2 files changed

+3
-3
lines changed

llvm/lib/Target/AMDGPU/SIInstrInfo.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7745,7 +7745,7 @@ void SIInstrInfo::moveToVALUImpl(SIInstrWorklist &Worklist,
77457745
return;
77467746
}
77477747

7748-
// in true16 mode, if this is a v2s copy src between vgpr16 and sgpr32,
7748+
// If this is a v2s copy src from vgpr16 to sgpr32,
77497749
// replace vgpr copy to subreg_to_reg
77507750
if (ST.useRealTrue16Insts() && Inst.isCopy() &&
77517751
Inst.getOperand(1).getReg().isVirtual() &&

llvm/test/CodeGen/AMDGPU/fix-sgpr-copies-f16-true16.mir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -18,10 +18,10 @@ body: |
1818
...
1919

2020
---
21-
name: s_xor_b32
21+
name: s_or_b32
2222
body: |
2323
bb.0:
24-
; GCN-LABEL: name: s_xor_b32
24+
; GCN-LABEL: name: s_or_b32
2525
; GCN: [[DEF:%[0-9]+]]:vgpr_16 = IMPLICIT_DEF
2626
; GCN-NEXT: [[V_CVT_F16_U16_t16_e64_:%[0-9]+]]:vgpr_16 = V_CVT_F16_U16_t16_e64 0, [[DEF]], 0, 0, 0, implicit $mode, implicit $exec
2727
; GCN-NEXT: [[SUBREG_TO_REG:%[0-9]+]]:vgpr_32 = SUBREG_TO_REG 0, [[V_CVT_F16_U16_t16_e64_]], %subreg.lo16

0 commit comments

Comments
 (0)