@@ -1271,21 +1271,21 @@ AMDGPULegalizerInfo::AMDGPULegalizerInfo(const GCNSubtarget &ST_,
1271
1271
1272
1272
// The 64-bit versions produce 32-bit results, but only on the SALU.
1273
1273
getActionDefinitionsBuilder (G_CTLZ_ZERO_UNDEF)
1274
- .legalFor ({{S32, S32}, {S32, S64}})
1275
- .customFor ({{S32, S8}, {S32, S16}})
1276
- .clampScalar (0 , S32, S32)
1277
- .clampScalar (1 , S32, S64)
1278
- .scalarize (0 )
1279
- .widenScalarToNextPow2 (0 , 32 )
1280
- .widenScalarToNextPow2 (1 , 32 );
1274
+ .legalFor ({{S32, S32}, {S32, S64}})
1275
+ .customFor ({{S32, S8}, {S32, S16}})
1276
+ .clampScalar (0 , S32, S32)
1277
+ .clampScalar (1 , S32, S64)
1278
+ .scalarize (0 )
1279
+ .widenScalarToNextPow2 (0 , 32 )
1280
+ .widenScalarToNextPow2 (1 , 32 );
1281
1281
1282
1282
getActionDefinitionsBuilder (G_CTTZ_ZERO_UNDEF)
1283
- .legalFor ({{S32, S32}, {S32, S64}})
1284
- .clampScalar (0 , S32, S32)
1285
- .clampScalar (1 , S32, S64)
1286
- .scalarize (0 )
1287
- .widenScalarToNextPow2 (0 , 32 )
1288
- .widenScalarToNextPow2 (1 , 32 );
1283
+ .legalFor ({{S32, S32}, {S32, S64}})
1284
+ .clampScalar (0 , S32, S32)
1285
+ .clampScalar (1 , S32, S64)
1286
+ .scalarize (0 )
1287
+ .widenScalarToNextPow2 (0 , 32 )
1288
+ .widenScalarToNextPow2 (1 , 32 );
1289
1289
1290
1290
// S64 is only legal on SALU, and needs to be broken into 32-bit elements in
1291
1291
// RegBankSelect.
0 commit comments