We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 0d15081 commit e511b3eCopy full SHA for e511b3e
llvm/test/CodeGen/SPIRV/hlsl-intrinsics/WaveReadLaneAt.ll
@@ -1,8 +1,11 @@
1
-; RUN: llc -verify-machineinstrs -O0 -mtriple=spirv32v1.3-vulkan-unknown %s -o - | FileCheck %s
2
-; RUN: %if spirv-tools %{ llc -O0 -mtriple=spirv32v1.3-vulkan-unknown %s -o - -filetype=obj | spirv-val %}
+; RUN: llc -verify-machineinstrs -O0 -mtriple=spirv1.5-vulkan-unknown %s -o - | FileCheck %s
+; RUN: %if spirv-tools %{ llc -O0 -mtriple=spirv1.5-vulkan-unknown %s -o - -filetype=obj | spirv-val %}
3
4
; Test lowering to spir-v backend for various types and scalar/vector
5
6
+; CHECK: Capability Shader
7
+; CHECK: Capability GroupNonUniformShuffle
8
+
9
; CHECK-DAG: %[[#uint:]] = OpTypeInt 32 0
10
; CHECK-DAG: %[[#f32:]] = OpTypeFloat 32
11
; CHECK-DAG: %[[#v4_float:]] = OpTypeVector %[[#f32]] 4
0 commit comments