Skip to content

[SPIR-V] fatal error: generated SPIR-V is invalid: GLSL.std.450 FindUMsb: expected all operands to have the same bit width as Result #5379

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
jayfoad opened this issue Jun 30, 2023 · 1 comment
Labels
bug Bug, regression, crash spirv Work related to SPIR-V

Comments

@jayfoad
Copy link

jayfoad commented Jun 30, 2023

With a dxc that I have just built from the main branch I get:

$ cat z.hlsl 
[numthreads(1, 1, 1)]
void entrypoint()
{
  uint64_t a = 0;
  a = firstbithigh(a);
}
$ build/bin/dxc -fspv-target-env=vulkan1.1 -spirv -E entrypoint -T cs_6_2 -Od z.hlsl
fatal error: generated SPIR-V is invalid: GLSL.std.450 FindUMsb: expected all operands to have the same bit width as Result Type
  %15 = OpExtInst %uint %1 FindUMsb %13
@jayfoad jayfoad added bug Bug, regression, crash needs-triage Awaiting triage spirv Work related to SPIR-V labels Jun 30, 2023
@s-perron
Copy link
Collaborator

Duplicate of #4702.

@s-perron s-perron moved this from Done to For Google in HLSL Triage Jun 30, 2023
@s-perron s-perron moved this from For Google to Done in HLSL Triage Jun 30, 2023
@s-perron s-perron removed the needs-triage Awaiting triage label Jun 30, 2023
@llvm-beanz llvm-beanz removed this from HLSL Triage Jun 30, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
bug Bug, regression, crash spirv Work related to SPIR-V
Projects
None yet
Development

No branches or pull requests

2 participants