We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 02b33a8 commit a426a77Copy full SHA for a426a77
drivers/clk/bcm/clk-bcm2835.c
@@ -2214,21 +2214,6 @@ static const struct bcm2835_clk_desc clk_desc_array[] = {
2214
.frac_bits = 12,
2215
.tcnt_mux = 28),
2216
2217
- /* TV encoder clock. Only operating frequency is 108Mhz. */
2218
- [BCM2835_CLOCK_VEC] = REGISTER_PER_CLK(
2219
- SOC_ALL,
2220
- .name = "vec",
2221
- .ctl_reg = CM_VECCTL,
2222
- .div_reg = CM_VECDIV,
2223
- .int_bits = 4,
2224
- .frac_bits = 0,
2225
- /*
2226
- * Allow rate change propagation only on PLLH_AUX which is
2227
- * assigned index 7 in the parent array.
2228
- */
2229
- .set_rate_parent = BIT(7),
2230
- .tcnt_mux = 29),
2231
-
2232
/* dsi clocks */
2233
[BCM2835_CLOCK_DSI0E] = REGISTER_PER_CLK(
2234
SOC_ALL,
0 commit comments