95
95
#define ARDUCAM_64MP_TEST_PATTERN_GB_DEFAULT 0
96
96
97
97
/* Embedded metadata stream structure */
98
- #define ARDUCAM_64MP_EMBEDDED_LINE_WIDTH 16384
98
+ #define ARDUCAM_64MP_EMBEDDED_LINE_WIDTH (11560 * 3)
99
99
#define ARDUCAM_64MP_NUM_EMBEDDED_LINES 1
100
100
101
101
enum pad_types {
@@ -144,6 +144,7 @@ struct arducam_64mp_mode {
144
144
};
145
145
146
146
static const struct arducam_64mp_reg mode_common_regs [] = {
147
+ {0x0100 , 0x00 },
147
148
{0x0136 , 0x18 },
148
149
{0x0137 , 0x00 },
149
150
{0x33F0 , 0x01 },
@@ -788,6 +789,7 @@ static const struct arducam_64mp_reg mode_common_regs[] = {
788
789
{0x3092 , 0x01 },
789
790
{0x3093 , 0x00 },
790
791
{0x0350 , 0x00 },
792
+ {0x3419 , 0x00 },
791
793
};
792
794
793
795
/* 64 mpix 2.7fps */
@@ -847,6 +849,14 @@ static const struct arducam_64mp_reg mode_9152x6944_regs[] = {
847
849
{0x0205 , 0x00 },
848
850
{0x020e , 0x01 },
849
851
{0x020f , 0x00 },
852
+ {0x341a , 0x00 },
853
+ {0x341b , 0x00 },
854
+ {0x341c , 0x00 },
855
+ {0x341d , 0x00 },
856
+ {0x341e , 0x02 },
857
+ {0x341f , 0x3c },
858
+ {0x3420 , 0x02 },
859
+ {0x3421 , 0x42 },
850
860
};
851
861
852
862
/* 48 mpix 3.0fps */
@@ -906,6 +916,14 @@ static const struct arducam_64mp_reg mode_8000x6000_regs[] = {
906
916
{0x0205 , 0x00 },
907
917
{0x020e , 0x01 },
908
918
{0x020f , 0x00 },
919
+ {0x341a , 0x00 },
920
+ {0x341b , 0x00 },
921
+ {0x341c , 0x00 },
922
+ {0x341d , 0x00 },
923
+ {0x341e , 0x01 },
924
+ {0x341f , 0xf4 },
925
+ {0x3420 , 0x01 },
926
+ {0x3421 , 0xf4 },
909
927
};
910
928
911
929
/* 16 mpix 10fps */
@@ -959,6 +977,14 @@ static const struct arducam_64mp_reg mode_4624x3472_regs[] = {
959
977
{0x98d8 , 0x8c },
960
978
{0x98d9 , 0x0a },
961
979
{0x99c4 , 0x16 },
980
+ {0x341a , 0x00 },
981
+ {0x341b , 0x00 },
982
+ {0x341c , 0x00 },
983
+ {0x341d , 0x00 },
984
+ {0x341e , 0x01 },
985
+ {0x341f , 0x21 },
986
+ {0x3420 , 0x01 },
987
+ {0x3421 , 0x21 },
962
988
};
963
989
964
990
/* 4k 20fps mode */
@@ -1012,6 +1038,14 @@ static const struct arducam_64mp_reg mode_3840x2160_regs[] = {
1012
1038
{0x98d8 , 0x8c },
1013
1039
{0x98d9 , 0x0a },
1014
1040
{0x99c4 , 0x16 },
1041
+ {0x341a , 0x00 },
1042
+ {0x341b , 0x00 },
1043
+ {0x341c , 0x00 },
1044
+ {0x341d , 0x00 },
1045
+ {0x341e , 0x00 },
1046
+ {0x341f , 0xf0 },
1047
+ {0x3420 , 0x00 },
1048
+ {0x3421 , 0xb4 },
1015
1049
};
1016
1050
1017
1051
/* 4x4 binned 30fps mode */
@@ -1031,7 +1065,7 @@ static const struct arducam_64mp_reg mode_2312x1736_regs[] = {
1031
1065
{0x0900 , 0x01 },
1032
1066
{0x0901 , 0x44 },
1033
1067
{0x0902 , 0x08 },
1034
- {0x30d8 , 0x00 },
1068
+ {0x30d8 , 0x04 },
1035
1069
{0x3200 , 0x43 },
1036
1070
{0x3201 , 0x43 },
1037
1071
{0x0408 , 0x00 },
@@ -1046,7 +1080,7 @@ static const struct arducam_64mp_reg mode_2312x1736_regs[] = {
1046
1080
{0x034d , 0x08 },
1047
1081
{0x034e , 0x06 },
1048
1082
{0x034f , 0xc8 },
1049
- {0x30d9 , 0x01 },
1083
+ {0x30d9 , 0x00 },
1050
1084
{0x32d5 , 0x00 },
1051
1085
{0x32d6 , 0x00 },
1052
1086
{0x401e , 0x00 },
@@ -1065,6 +1099,14 @@ static const struct arducam_64mp_reg mode_2312x1736_regs[] = {
1065
1099
{0x98d8 , 0x8c },
1066
1100
{0x98d9 , 0x0a },
1067
1101
{0x99c4 , 0x16 },
1102
+ {0x341a , 0x00 },
1103
+ {0x341b , 0x00 },
1104
+ {0x341c , 0x00 },
1105
+ {0x341d , 0x00 },
1106
+ {0x341e , 0x00 },
1107
+ {0x341f , 0x90 },
1108
+ {0x3420 , 0x00 },
1109
+ {0x3421 , 0x90 },
1068
1110
};
1069
1111
1070
1112
/* 1080p 60fps mode */
@@ -1118,6 +1160,14 @@ static const struct arducam_64mp_reg mode_1920x1080_regs[] = {
1118
1160
{0x98d8 , 0x8c },
1119
1161
{0x98d9 , 0x0a },
1120
1162
{0x99c4 , 0x16 },
1163
+ {0x341a , 0x00 },
1164
+ {0x341b , 0x00 },
1165
+ {0x341c , 0x00 },
1166
+ {0x341d , 0x00 },
1167
+ {0x341e , 0x00 },
1168
+ {0x341f , 0x78 },
1169
+ {0x3420 , 0x00 },
1170
+ {0x3421 , 0x5a },
1121
1171
};
1122
1172
1123
1173
/* 720p 120fps mode */
@@ -1171,6 +1221,14 @@ static const struct arducam_64mp_reg mode_1280x720_regs[] = {
1171
1221
{0x98d8 , 0x8c },
1172
1222
{0x98d9 , 0x0a },
1173
1223
{0x99c4 , 0x16 },
1224
+ {0x341a , 0x00 },
1225
+ {0x341b , 0x00 },
1226
+ {0x341c , 0x00 },
1227
+ {0x341d , 0x00 },
1228
+ {0x341e , 0x00 },
1229
+ {0x341f , 0x50 },
1230
+ {0x3420 , 0x00 },
1231
+ {0x3421 , 0x3c },
1174
1232
};
1175
1233
1176
1234
/* Mode configs */
0 commit comments