22
22
#include "ar9330_1p1_initvals.h"
23
23
#include "ar9330_1p2_initvals.h"
24
24
#include "ar9580_1p0_initvals.h"
25
- #include "ar9462_1p0_initvals.h"
26
25
#include "ar9462_2p0_initvals.h"
27
26
28
27
/* General hardware code for the AR9003 hadware family */
@@ -264,63 +263,6 @@ static void ar9003_hw_init_mode_regs(struct ath_hw *ah)
264
263
ar9485_1_1_pcie_phy_clkreq_disable_L1 ,
265
264
ARRAY_SIZE (ar9485_1_1_pcie_phy_clkreq_disable_L1 ),
266
265
2 );
267
- } else if (AR_SREV_9462_10 (ah )) {
268
- INIT_INI_ARRAY (& ah -> iniMac [ATH_INI_PRE ], NULL , 0 , 0 );
269
- INIT_INI_ARRAY (& ah -> iniMac [ATH_INI_CORE ], ar9462_1p0_mac_core ,
270
- ARRAY_SIZE (ar9462_1p0_mac_core ), 2 );
271
- INIT_INI_ARRAY (& ah -> iniMac [ATH_INI_POST ],
272
- ar9462_1p0_mac_postamble ,
273
- ARRAY_SIZE (ar9462_1p0_mac_postamble ),
274
- 5 );
275
-
276
- INIT_INI_ARRAY (& ah -> iniBB [ATH_INI_PRE ], NULL , 0 , 0 );
277
- INIT_INI_ARRAY (& ah -> iniBB [ATH_INI_CORE ],
278
- ar9462_1p0_baseband_core ,
279
- ARRAY_SIZE (ar9462_1p0_baseband_core ),
280
- 2 );
281
- INIT_INI_ARRAY (& ah -> iniBB [ATH_INI_POST ],
282
- ar9462_1p0_baseband_postamble ,
283
- ARRAY_SIZE (ar9462_1p0_baseband_postamble ), 5 );
284
-
285
- INIT_INI_ARRAY (& ah -> iniRadio [ATH_INI_PRE ], NULL , 0 , 0 );
286
- INIT_INI_ARRAY (& ah -> iniRadio [ATH_INI_CORE ],
287
- ar9462_1p0_radio_core ,
288
- ARRAY_SIZE (ar9462_1p0_radio_core ), 2 );
289
- INIT_INI_ARRAY (& ah -> iniRadio [ATH_INI_POST ],
290
- ar9462_1p0_radio_postamble ,
291
- ARRAY_SIZE (ar9462_1p0_radio_postamble ), 5 );
292
-
293
- INIT_INI_ARRAY (& ah -> iniSOC [ATH_INI_PRE ],
294
- ar9462_1p0_soc_preamble ,
295
- ARRAY_SIZE (ar9462_1p0_soc_preamble ), 2 );
296
- INIT_INI_ARRAY (& ah -> iniSOC [ATH_INI_CORE ], NULL , 0 , 0 );
297
- INIT_INI_ARRAY (& ah -> iniSOC [ATH_INI_POST ],
298
- ar9462_1p0_soc_postamble ,
299
- ARRAY_SIZE (ar9462_1p0_soc_postamble ), 5 );
300
-
301
- INIT_INI_ARRAY (& ah -> iniModesRxGain ,
302
- ar9462_common_rx_gain_table_1p0 ,
303
- ARRAY_SIZE (ar9462_common_rx_gain_table_1p0 ), 2 );
304
-
305
- /* Awake -> Sleep Setting */
306
- INIT_INI_ARRAY (& ah -> iniPcieSerdes ,
307
- ar9462_pcie_phy_clkreq_disable_L1_1p0 ,
308
- ARRAY_SIZE (ar9462_pcie_phy_clkreq_disable_L1_1p0 ),
309
- 2 );
310
-
311
- /* Sleep -> Awake Setting */
312
- INIT_INI_ARRAY (& ah -> iniPcieSerdesLowPower ,
313
- ar9462_pcie_phy_clkreq_disable_L1_1p0 ,
314
- ARRAY_SIZE (ar9462_pcie_phy_clkreq_disable_L1_1p0 ),
315
- 2 );
316
-
317
- INIT_INI_ARRAY (& ah -> iniModesAdditional ,
318
- ar9462_modes_fast_clock_1p0 ,
319
- ARRAY_SIZE (ar9462_modes_fast_clock_1p0 ), 3 );
320
- INIT_INI_ARRAY (& ah -> iniCckfirJapan2484 ,
321
- AR9462_BB_CTX_COEFJ (1p0 ),
322
- ARRAY_SIZE (AR9462_BB_CTX_COEFJ (1p0 )), 2 );
323
-
324
266
} else if (AR_SREV_9462_20 (ah )) {
325
267
326
268
INIT_INI_ARRAY (& ah -> iniMac [ATH_INI_PRE ], NULL , 0 , 0 );
@@ -537,11 +479,6 @@ static void ar9003_tx_gain_table_mode0(struct ath_hw *ah)
537
479
ar9580_1p0_lowest_ob_db_tx_gain_table ,
538
480
ARRAY_SIZE (ar9580_1p0_lowest_ob_db_tx_gain_table ),
539
481
5 );
540
- else if (AR_SREV_9462_10 (ah ))
541
- INIT_INI_ARRAY (& ah -> iniModesTxGain ,
542
- ar9462_modes_low_ob_db_tx_gain_table_1p0 ,
543
- ARRAY_SIZE (ar9462_modes_low_ob_db_tx_gain_table_1p0 ),
544
- 5 );
545
482
else if (AR_SREV_9462_20 (ah ))
546
483
INIT_INI_ARRAY (& ah -> iniModesTxGain ,
547
484
ar9462_modes_low_ob_db_tx_gain_table_2p0 ,
@@ -581,11 +518,6 @@ static void ar9003_tx_gain_table_mode1(struct ath_hw *ah)
581
518
ar9580_1p0_high_ob_db_tx_gain_table ,
582
519
ARRAY_SIZE (ar9580_1p0_high_ob_db_tx_gain_table ),
583
520
5 );
584
- else if (AR_SREV_9462_10 (ah ))
585
- INIT_INI_ARRAY (& ah -> iniModesTxGain ,
586
- ar9462_modes_high_ob_db_tx_gain_table_1p0 ,
587
- ARRAY_SIZE (ar9462_modes_high_ob_db_tx_gain_table_1p0 ),
588
- 5 );
589
521
else if (AR_SREV_9462_20 (ah ))
590
522
INIT_INI_ARRAY (& ah -> iniModesTxGain ,
591
523
ar9462_modes_high_ob_db_tx_gain_table_2p0 ,
@@ -712,11 +644,6 @@ static void ar9003_rx_gain_table_mode0(struct ath_hw *ah)
712
644
ar9580_1p0_rx_gain_table ,
713
645
ARRAY_SIZE (ar9580_1p0_rx_gain_table ),
714
646
2 );
715
- else if (AR_SREV_9462_10 (ah ))
716
- INIT_INI_ARRAY (& ah -> iniModesRxGain ,
717
- ar9462_common_rx_gain_table_1p0 ,
718
- ARRAY_SIZE (ar9462_common_rx_gain_table_1p0 ),
719
- 2 );
720
647
else if (AR_SREV_9462_20 (ah ))
721
648
INIT_INI_ARRAY (& ah -> iniModesRxGain ,
722
649
ar9462_common_rx_gain_table_2p0 ,
@@ -751,11 +678,6 @@ static void ar9003_rx_gain_table_mode1(struct ath_hw *ah)
751
678
ar9485Common_wo_xlna_rx_gain_1_1 ,
752
679
ARRAY_SIZE (ar9485Common_wo_xlna_rx_gain_1_1 ),
753
680
2 );
754
- else if (AR_SREV_9462_10 (ah ))
755
- INIT_INI_ARRAY (& ah -> iniModesRxGain ,
756
- ar9462_common_wo_xlna_rx_gain_table_1p0 ,
757
- ARRAY_SIZE (ar9462_common_wo_xlna_rx_gain_table_1p0 ),
758
- 2 );
759
681
else if (AR_SREV_9462_20 (ah ))
760
682
INIT_INI_ARRAY (& ah -> iniModesRxGain ,
761
683
ar9462_common_wo_xlna_rx_gain_table_2p0 ,
@@ -775,14 +697,10 @@ static void ar9003_rx_gain_table_mode1(struct ath_hw *ah)
775
697
776
698
static void ar9003_rx_gain_table_mode2 (struct ath_hw * ah )
777
699
{
778
- if (AR_SREV_9462_10 (ah ))
779
- INIT_INI_ARRAY (& ah -> iniModesRxGain ,
780
- ar9462_common_mixed_rx_gain_table_1p0 ,
781
- ARRAY_SIZE (ar9462_common_mixed_rx_gain_table_1p0 ), 2 );
782
- else if (AR_SREV_9462_20 (ah ))
700
+ if (AR_SREV_9462_20 (ah ))
783
701
INIT_INI_ARRAY (& ah -> iniModesRxGain ,
784
- ar9462_common_mixed_rx_gain_table_2p0 ,
785
- ARRAY_SIZE (ar9462_common_mixed_rx_gain_table_2p0 ), 2 );
702
+ ar9462_common_mixed_rx_gain_table_2p0 ,
703
+ ARRAY_SIZE (ar9462_common_mixed_rx_gain_table_2p0 ), 2 );
786
704
}
787
705
788
706
static void ar9003_rx_gain_table_apply (struct ath_hw * ah )
0 commit comments