Skip to content

Commit dd452ae

Browse files
committed
Simplify logic.
1 parent 629cdb4 commit dd452ae

File tree

1 file changed

+3
-5
lines changed

1 file changed

+3
-5
lines changed

compiler/rustc_mir_transform/src/dataflow_const_prop.rs

+3-5
Original file line numberDiff line numberDiff line change
@@ -157,12 +157,10 @@ impl<'tcx> ValueAnalysis<'tcx> for ConstAnalysis<'_, 'tcx> {
157157
// Flood everything now, so we can use `insert_value_idx` directly later.
158158
state.flood(target.as_ref(), self.map());
159159

160-
let target = self.map().find(target.as_ref());
160+
let Some(target) = self.map().find(target.as_ref()) else { return };
161161

162-
let value_target = target
163-
.and_then(|target| self.map().apply(target, TrackElem::Field(0_u32.into())));
164-
let overflow_target = target
165-
.and_then(|target| self.map().apply(target, TrackElem::Field(1_u32.into())));
162+
let value_target = self.map().apply(target, TrackElem::Field(0_u32.into()));
163+
let overflow_target = self.map().apply(target, TrackElem::Field(1_u32.into()));
166164

167165
if value_target.is_some() || overflow_target.is_some() {
168166
let (val, overflow) = self.binary_op(state, *op, left, right);

0 commit comments

Comments
 (0)