-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathdiv_new_tb.v
158 lines (146 loc) · 4.56 KB
/
div_new_tb.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
//`timescale 1ns/1ps
//
//module div_new_tb;
//
////input output
//
////module div_new (input [31:0] q, m, output [31:0] z_hi, z_lo);
//
//reg [31:0] a, b;
//
//wire [31:0] z_hi, z_lo;
//
//
//div_new div_test(.q(a), .m(b), .z_hi(z_hi), .z_lo(z_lo));
//
//
//initial begin
////assign inputs
// a = 400;
// b = 5;
// //wait ten ns for stable output
// #20
//
// c
// $display("Test complete with quot: %d, and rem: %d", z_hi, z_lo);
// $finish;
//
// end
//endmodule
//test
`timescale 1ns/10ps
module div_tb;
reg R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;
reg PCin, IRin, HIin, LOin, ZHighin, ZLowin, MARin, MDRin, OutPort, Cin, Yin;
reg R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out;
reg PCout, HIout, LOout, ZHighout, ZLowout, InPort, MDRout, MARout, Cout;
reg Clock, Clear;
reg IncPC, Read;
reg [4:0] OP;
reg [31:0] Mdatain;
parameter Default = 4'b0000, Reg_load1a= 4'b0001, Reg_load1b= 4'b0010,
Reg_load2a= 4'b0011, Reg_load2b = 4'b0100, Reg_load3a = 4'b0101,
Reg_load3b = 4'b0110, T0= 4'b0111, T1= 4'b1000,T2= 4'b1001, T3= 4'b1010, T4= 4'b1011, T5= 4'b1100, T6= 4'b1101;
reg [3:0] Present_state= Default;
initial Clear = 0;
datapath datapath_instance(
Clock, Clear,
R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in,
PCin, IRin, HIin, LOin, ZHighin, ZLowin, MARin, MDRin, OutPort, Cin, Yin,
R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out,
PCout, HIout, LOout, ZHighout, ZLowout, InPort, MDRout, MARout, Cout,
Read, Mdatain, IncPC, OP
);
initial
begin
Clock = 0;
forever #10 Clock = ~ Clock;
end
always @(posedge Clock)//finite state machine; if clock rising-edge
begin
case (Present_state)
Default : #40 Present_state = Reg_load1a;
Reg_load1a : #40 Present_state = Reg_load1b;
Reg_load1b : #40 Present_state = Reg_load2a;
Reg_load2a : #40 Present_state = Reg_load2b;
Reg_load2b : #40 Present_state = Reg_load3a;
Reg_load3a : #40 Present_state = Reg_load3b;
Reg_load3b : #40 Present_state = T0;
T0 : #40 Present_state = T1;
T1 : #40 Present_state = T2;
T2 : #40 Present_state = T3;
T3 : #40 Present_state = T4;
T4 : #40 Present_state = T5;
T5 : #40 Present_state = T6;
endcase
end
always @(Present_state)// do the required job ineach state
begin
case (Present_state) //assert the required signals in each clock cycle
Default: begin
{R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in} <= 0;
{PCin, IRin, HIin, LOin, ZHighin, ZLowin, MARin, MDRin, OutPort, Cin, Yin} <= 0;
{R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out} <= 0;
{PCout, HIout, LOout, ZHighout, ZLowout, InPort, MDRout, MARout, Cout} <= 0;
Read <= 0; Mdatain <= 32'h00000000; IncPC <= 0; OP <= 5'b00000;
end
Reg_load1a: begin
Mdatain<= 32'h000000A6;
Read = 0; MDRin = 0;
#10 Read <= 1; MDRin <= 1;
#15 Read <= 0; MDRin <= 0;
end
Reg_load1b: begin
#10 MDRout<= 1; R6in <= 1;
#15 MDRout<= 0; R6in <= 0;
end
Reg_load2a: begin
Mdatain <= 32'h00000018;
#10 Read <= 1; MDRin <= 1;
#15 Read <= 0; MDRin <= 0;
end
Reg_load2b: begin
#10 MDRout<= 1; R7in <= 1;
#15 MDRout<= 0; R7in <= 0;
end
Reg_load3a: begin
Mdatain <= 32'h00000018;
#10 Read <= 1; MDRin <= 1;
#15 Read <= 0; MDRin <= 0;
end
Reg_load3b: begin
#10 MDRout<= 1; LOin <= 1; HIin <= 1;
#15 MDRout<= 0; LOin <= 0; HIin <= 0;
end
T0: begin
#10 PCout<= 1; MARin <= 1; IncPC <= 1;
#10 PCout <= 0; MARin <= 0; IncPC <= 0;
end
T1: begin
#10 PCin <= 1; Read <= 1; MDRin <= 1;
Mdatain <= 32'h83380000;
#10 PCin <= 0; Read <= 0; MDRin <= 0;
end
T2: begin
#10 MDRout<= 1; IRin <= 1;
#10 MDRout<= 0; IRin <= 0;
end
T3: begin
#10 R6out<= 1; Yin <= 1;
#15 R6out<= 0; Yin <= 0;
end
T4: begin
#10 R7out<= 1; OP <= 5'b00111; ZLowin <= 1; ZHighin <= 1;
#15 R7out<= 0; ZLowin <= 0; ZHighin <= 0;
end
T5: begin
#10 ZLowout<= 1; LOin <= 1;
#15 ZLowout<= 0; LOin <= 0;
end
T6: begin
#10 ZHighout<= 1; HIin <= 1;
#15 ZHighout<= 0; HIin <= 0;
end
endcase
end
endmodule