@@ -26,8 +26,8 @@ Some SIMD instructions have additional immediate operands following `simdop`.
26
26
These immediate operands are encoded as individual bytes.
27
27
For example, the ` v8x16.shuffle ` instruction has 16 bytes after ` simdop ` .
28
28
29
- In the description below, ` LaneIdx {I}` indicates the maximum value of the byte.
30
- For example, ` LaneIdx16 ` is a byte with values in the range 0-15 (inclusive).
29
+ In the description below, ` ImmLaneIdx {I}` indicates the maximum value of the byte.
30
+ For example, ` ImmLaneIdx16 ` is a byte with values in the range 0-15 (inclusive).
31
31
32
32
33
33
| Instruction | ` simdop ` | Immediate operands |
@@ -45,28 +45,28 @@ For example, `LaneIdx16` is a byte with values in the range 0-15 (inclusive).
45
45
| ` v64x2.load_splat ` | ` 0x0a ` | m: memarg |
46
46
| ` v128.store ` | ` 0x0b ` | m: memarg |
47
47
| ` v128.const ` | ` 0x0c ` | i: ImmByte [ 16] |
48
- | ` v8x16.shuffle ` | ` 0x0d ` | s: LaneIdx32 [ 16] |
48
+ | ` v8x16.shuffle ` | ` 0x0d ` | s: ImmLaneIdx32 [ 16] |
49
49
| ` v8x16.swizzle ` | ` 0x0e ` | - |
50
50
| ` i8x16.splat ` | ` 0x0f ` | - |
51
51
| ` i16x8.splat ` | ` 0x10 ` | - |
52
52
| ` i32x4.splat ` | ` 0x11 ` | - |
53
53
| ` i64x2.splat ` | ` 0x12 ` | - |
54
54
| ` f32x4.splat ` | ` 0x13 ` | - |
55
55
| ` f64x2.splat ` | ` 0x14 ` | - |
56
- | ` i8x16.extract_lane_s ` | ` 0x15 ` | i: LaneIdx16 |
57
- | ` i8x16.extract_lane_u ` | ` 0x16 ` | i: LaneIdx16 |
58
- | ` i8x16.replace_lane ` | ` 0x17 ` | i: LaneIdx16 |
59
- | ` i16x8.extract_lane_s ` | ` 0x18 ` | i: LaneIdx8 |
60
- | ` i16x8.extract_lane_u ` | ` 0x19 ` | i: LaneIdx8 |
61
- | ` i16x8.replace_lane ` | ` 0x1a ` | i: LaneIdx8 |
62
- | ` i32x4.extract_lane ` | ` 0x1b ` | i: LaneIdx4 |
63
- | ` i32x4.replace_lane ` | ` 0x1c ` | i: LaneIdx4 |
64
- | ` i64x2.extract_lane ` | ` 0x1d ` | i: LaneIdx2 |
65
- | ` i64x2.replace_lane ` | ` 0x1e ` | i: LaneIdx2 |
66
- | ` f32x4.extract_lane ` | ` 0x1f ` | i: LaneIdx4 |
67
- | ` f32x4.replace_lane ` | ` 0x20 ` | i: LaneIdx4 |
68
- | ` f64x2.extract_lane ` | ` 0x21 ` | i: LaneIdx2 |
69
- | ` f64x2.replace_lane ` | ` 0x22 ` | i: LaneIdx2 |
56
+ | ` i8x16.extract_lane_s ` | ` 0x15 ` | i: ImmLaneIdx16 |
57
+ | ` i8x16.extract_lane_u ` | ` 0x16 ` | i: ImmLaneIdx16 |
58
+ | ` i8x16.replace_lane ` | ` 0x17 ` | i: ImmLaneIdx16 |
59
+ | ` i16x8.extract_lane_s ` | ` 0x18 ` | i: ImmLaneIdx8 |
60
+ | ` i16x8.extract_lane_u ` | ` 0x19 ` | i: ImmLaneIdx8 |
61
+ | ` i16x8.replace_lane ` | ` 0x1a ` | i: ImmLaneIdx8 |
62
+ | ` i32x4.extract_lane ` | ` 0x1b ` | i: ImmLaneIdx4 |
63
+ | ` i32x4.replace_lane ` | ` 0x1c ` | i: ImmLaneIdx4 |
64
+ | ` i64x2.extract_lane ` | ` 0x1d ` | i: ImmLaneIdx2 |
65
+ | ` i64x2.replace_lane ` | ` 0x1e ` | i: ImmLaneIdx2 |
66
+ | ` f32x4.extract_lane ` | ` 0x1f ` | i: ImmLaneIdx4 |
67
+ | ` f32x4.replace_lane ` | ` 0x20 ` | i: ImmLaneIdx4 |
68
+ | ` f64x2.extract_lane ` | ` 0x21 ` | i: ImmLaneIdx2 |
69
+ | ` f64x2.replace_lane ` | ` 0x22 ` | i: ImmLaneIdx2 |
70
70
| ` i8x16.eq ` | ` 0x23 ` | - |
71
71
| ` i8x16.ne ` | ` 0x24 ` | - |
72
72
| ` i8x16.lt_s ` | ` 0x25 ` | - |
0 commit comments