Skip to content
This repository was archived by the owner on Dec 22, 2021. It is now read-only.

Commit eeefcd3

Browse files
authored
Use ImmLaneIdx consistently (#253)
Fixed #242. (again)
1 parent 1ab95d1 commit eeefcd3

File tree

1 file changed

+17
-17
lines changed

1 file changed

+17
-17
lines changed

proposals/simd/BinarySIMD.md

Lines changed: 17 additions & 17 deletions
Original file line numberDiff line numberDiff line change
@@ -26,8 +26,8 @@ Some SIMD instructions have additional immediate operands following `simdop`.
2626
These immediate operands are encoded as individual bytes.
2727
For example, the `v8x16.shuffle` instruction has 16 bytes after `simdop`.
2828

29-
In the description below, `LaneIdx{I}` indicates the maximum value of the byte.
30-
For example, `LaneIdx16` is a byte with values in the range 0-15 (inclusive).
29+
In the description below, `ImmLaneIdx{I}` indicates the maximum value of the byte.
30+
For example, `ImmLaneIdx16` is a byte with values in the range 0-15 (inclusive).
3131

3232

3333
| Instruction | `simdop` | Immediate operands |
@@ -45,28 +45,28 @@ For example, `LaneIdx16` is a byte with values in the range 0-15 (inclusive).
4545
| `v64x2.load_splat` | `0x0a`| m:memarg |
4646
| `v128.store` | `0x0b`| m:memarg |
4747
| `v128.const` | `0x0c`| i:ImmByte[16] |
48-
| `v8x16.shuffle` | `0x0d`| s:LaneIdx32[16] |
48+
| `v8x16.shuffle` | `0x0d`| s:ImmLaneIdx32[16] |
4949
| `v8x16.swizzle` | `0x0e`| - |
5050
| `i8x16.splat` | `0x0f`| - |
5151
| `i16x8.splat` | `0x10`| - |
5252
| `i32x4.splat` | `0x11`| - |
5353
| `i64x2.splat` | `0x12`| - |
5454
| `f32x4.splat` | `0x13`| - |
5555
| `f64x2.splat` | `0x14`| - |
56-
| `i8x16.extract_lane_s` | `0x15`| i:LaneIdx16 |
57-
| `i8x16.extract_lane_u` | `0x16`| i:LaneIdx16 |
58-
| `i8x16.replace_lane` | `0x17`| i:LaneIdx16 |
59-
| `i16x8.extract_lane_s` | `0x18`| i:LaneIdx8 |
60-
| `i16x8.extract_lane_u` | `0x19`| i:LaneIdx8 |
61-
| `i16x8.replace_lane` | `0x1a`| i:LaneIdx8 |
62-
| `i32x4.extract_lane` | `0x1b`| i:LaneIdx4 |
63-
| `i32x4.replace_lane` | `0x1c`| i:LaneIdx4 |
64-
| `i64x2.extract_lane` | `0x1d`| i:LaneIdx2 |
65-
| `i64x2.replace_lane` | `0x1e`| i:LaneIdx2 |
66-
| `f32x4.extract_lane` | `0x1f`| i:LaneIdx4 |
67-
| `f32x4.replace_lane` | `0x20`| i:LaneIdx4 |
68-
| `f64x2.extract_lane` | `0x21`| i:LaneIdx2 |
69-
| `f64x2.replace_lane` | `0x22`| i:LaneIdx2 |
56+
| `i8x16.extract_lane_s` | `0x15`| i:ImmLaneIdx16 |
57+
| `i8x16.extract_lane_u` | `0x16`| i:ImmLaneIdx16 |
58+
| `i8x16.replace_lane` | `0x17`| i:ImmLaneIdx16 |
59+
| `i16x8.extract_lane_s` | `0x18`| i:ImmLaneIdx8 |
60+
| `i16x8.extract_lane_u` | `0x19`| i:ImmLaneIdx8 |
61+
| `i16x8.replace_lane` | `0x1a`| i:ImmLaneIdx8 |
62+
| `i32x4.extract_lane` | `0x1b`| i:ImmLaneIdx4 |
63+
| `i32x4.replace_lane` | `0x1c`| i:ImmLaneIdx4 |
64+
| `i64x2.extract_lane` | `0x1d`| i:ImmLaneIdx2 |
65+
| `i64x2.replace_lane` | `0x1e`| i:ImmLaneIdx2 |
66+
| `f32x4.extract_lane` | `0x1f`| i:ImmLaneIdx4 |
67+
| `f32x4.replace_lane` | `0x20`| i:ImmLaneIdx4 |
68+
| `f64x2.extract_lane` | `0x21`| i:ImmLaneIdx2 |
69+
| `f64x2.replace_lane` | `0x22`| i:ImmLaneIdx2 |
7070
| `i8x16.eq` | `0x23`| - |
7171
| `i8x16.ne` | `0x24`| - |
7272
| `i8x16.lt_s` | `0x25`| - |

0 commit comments

Comments
 (0)