Skip to content

Conversation

kunalspathak
Copy link
Contributor

@kunalspathak kunalspathak commented Sep 11, 2024

With #107493, we were not releasing the upper half register from getting resolved, which was held back due to the fact that the lower half was occupied by a TYP_DOUBLE interval. However, when we free up the lower half, we should also mark the upper-half target as ready for resolution.

Fixes: ##107621

@ghost ghost added the area-CodeGen-coreclr CLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMI label Sep 11, 2024
Copy link
Contributor

Tagging subscribers to this area: @JulieLeeMSFT, @jakobbotsch
See info in area-owners.md if you want to be subscribed.

@kunalspathak kunalspathak changed the title Issue 107621 Arm: Free up upper-half register that was not ready because of its association with busy lower-half register Sep 11, 2024
@kunalspathak
Copy link
Contributor Author

@dotnet/jit-contrib @AndyAyersMS

Copy link
Member

@AndyAyersMS AndyAyersMS left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Maybe you could run fuzzlyn on this PR?

@kunalspathak
Copy link
Contributor Author

Maybe you could run fuzzlyn on this PR?

yes, thanks for reminding. Wanted to run after CI is green, but forgot.

@kunalspathak
Copy link
Contributor Author

/azp run Fuzzlyn

Copy link

Azure Pipelines successfully started running 1 pipeline(s).

@kunalspathak
Copy link
Contributor Author

/azp run Antigen

Copy link

Azure Pipelines successfully started running 1 pipeline(s).

@kunalspathak
Copy link
Contributor Author

No Fuzzlyn failures on linux/arm

@kunalspathak kunalspathak merged commit f1bcbeb into dotnet:main Sep 14, 2024
118 of 130 checks passed
@kunalspathak kunalspathak deleted the issue_107621 branch September 14, 2024 01:38
jtschuster pushed a commit to jtschuster/runtime that referenced this pull request Sep 17, 2024
…sociation with busy lower-half register (dotnet#107714)

* make sure the upperHalf is moved to ready pool when lowerHalf holding DOUBLE interval is done

* remove the logging

* added test cases

* fix a typo

* Add missing Xunit reference

* Revert "remove the logging"

This reverts commit d8f2f17.

* better fix to free up upperHalf if lowerHalf is getting freed up

* jit format

* Revert "remove the logging"

This reverts commit d8f2f17.

* Handle upperHalf fix similar to lowerHalf code

* formatting

* jit format
sirntar pushed a commit to sirntar/runtime that referenced this pull request Sep 30, 2024
…sociation with busy lower-half register (dotnet#107714)

* make sure the upperHalf is moved to ready pool when lowerHalf holding DOUBLE interval is done

* remove the logging

* added test cases

* fix a typo

* Add missing Xunit reference

* Revert "remove the logging"

This reverts commit d8f2f17.

* better fix to free up upperHalf if lowerHalf is getting freed up

* jit format

* Revert "remove the logging"

This reverts commit d8f2f17.

* Handle upperHalf fix similar to lowerHalf code

* formatting

* jit format
@github-actions github-actions bot locked and limited conversation to collaborators Oct 14, 2024
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.

Labels

area-CodeGen-coreclr CLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMI

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants