-
Notifications
You must be signed in to change notification settings - Fork 18k
x/arch/arm/armasm: MSR instruction is not supported #20762
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Comments
@benshi001 what package is this issue for? Is it for |
add to arm/armasm/testdata/decode.txt |
here is gnu objdump's result 10: e12cf001 msr CPSR_fs, r1 |
@odeke-em it is x/arch/arm/armasm.
They are rarely used in Go. Given that it doesn't disassemble to some other instruction, I would say it is "unsupported" yet, instead of "incorrect". Does it work in GNU syntax? (I mean, GNU syntax in x/arch/arm/armasm, not GNU objudump). |
No. it is not supported in GNU syntax x/arch/arm/armasm |
The register list order is wrong when decoding QADD/QDADD/QSUB. 0xe1086055 should be decoded to "QADD R6, R8, R5" in GNU syntax, but actually "QADD R6, R5, R8". So do QDADD and QSUB. |
Sorry, I made a mistake again. The QADD/QSUB/QDSUB/QDADD are right in register order. Theirs are indeed different from QADD16/QSUB16/QADD8/QSUB8. |
CL https://golang.org/cl/48310 mentions this issue. |
Change https://golang.org/cl/49530 mentions this issue: |
Vendor from golang.org/x/arch (commit f185940). Implements #19157 Updates #12840 Updates #20762 Updates #20897 Updates #20096 Updates #20766 Updates #20752 Updates #20096 Updates #19142 Change-Id: Idefb8ba2c355dc07f3b9e8dcf5f00173256a0f0f Reviewed-on: https://go-review.googlesource.com/49530 Reviewed-by: Cherry Zhang <[email protected]>
All those are common ARM instructions, which should be correctly decoded.
The text was updated successfully, but these errors were encountered: