Skip to content

[libspirv] Route SPIR-V pow* builtins through CLC #18963

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jun 16, 2025

Conversation

frasercrmck
Copy link
Contributor

These should have the potential to be more optimal for most targets, as they emit vectorised codegen.

These were the last functions that tripped the bitwise conditional parenthesis warning in libspirv, so that has been re-enabled.

These should have the potential to be more optimal for most targets, as
they emit vectorised codegen.

These were the last functions that tripped the bitwise conditional
parenthesis warning in libspirv, so that has been re-enabled.
@frasercrmck frasercrmck requested a review from a team as a code owner June 12, 2025 16:31
@frasercrmck
Copy link
Contributor Author

This reduces the size of the native-cpu bytecode files by 3%.

Copy link
Contributor

@wenju-he wenju-he left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@frasercrmck
Copy link
Contributor Author

@intel/llvm-gatekeepers this is ready to merge, thank you

@steffenlarsen steffenlarsen merged commit 57e2877 into intel:sycl Jun 16, 2025
25 checks passed
@frasercrmck frasercrmck deleted the libspirv-clc-pows branch June 16, 2025 09:13
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants