Skip to content

Commit 6eb87d5

Browse files
committed
add braces to macro
1 parent d8d452a commit 6eb87d5

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

llvm/lib/Target/X86/X86ISelDAGToDAG.cpp

+2-2
Original file line numberDiff line numberDiff line change
@@ -4087,7 +4087,7 @@ MachineSDNode *X86DAGToDAGISel::matchBEXTRFromAndImm(SDNode *Node) {
40874087
SDValue Control;
40884088
unsigned ROpc, MOpc;
40894089

4090-
#define GET_EGPR_IF_ENABLED(OPC) Subtarget->hasEGPR() ? OPC##_EVEX : OPC
4090+
#define GET_EGPR_IF_ENABLED(OPC) (Subtarget->hasEGPR() ? OPC##_EVEX : OPC)
40914091
if (!PreferBEXTR) {
40924092
assert(Subtarget->hasBMI2() && "We must have BMI2's BZHI then.");
40934093
// If we can't make use of BEXTR then we can't fuse shift+mask stages.
@@ -5488,7 +5488,7 @@ void X86DAGToDAGISel::Select(SDNode *Node) {
54885488
bool UseMULXHi = UseMULX && SDValue(Node, 0).use_empty();
54895489
switch (NVT.SimpleTy) {
54905490
default: llvm_unreachable("Unsupported VT!");
5491-
#define GET_EGPR_IF_ENABLED(OPC) Subtarget->hasEGPR() ? OPC##_EVEX : OPC
5491+
#define GET_EGPR_IF_ENABLED(OPC) (Subtarget->hasEGPR() ? OPC##_EVEX : OPC)
54925492
case MVT::i32:
54935493
Opc = UseMULXHi ? X86::MULX32Hrr
54945494
: UseMULX ? GET_EGPR_IF_ENABLED(X86::MULX32rr)

0 commit comments

Comments
 (0)