Skip to content

Commit ec8b98c

Browse files
author
Leon Clark
committed
Address review comments.
1 parent a15cbcf commit ec8b98c

File tree

1 file changed

+8
-8
lines changed

1 file changed

+8
-8
lines changed

llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp

+8-8
Original file line numberDiff line numberDiff line change
@@ -4159,18 +4159,18 @@ bool AMDGPULegalizerInfo::legalizeCTLZ_CTTZ(MachineInstr &MI,
41594159
bool AMDGPULegalizerInfo::legalizeCTLZ_ZERO_UNDEF(MachineInstr &MI,
41604160
MachineRegisterInfo &MRI,
41614161
MachineIRBuilder &B) const {
4162-
auto Dst = MI.getOperand(0).getReg();
4163-
auto Src = MI.getOperand(1).getReg();
4164-
auto DstTy = MRI.getType(Dst);
4165-
auto SrcTy = MRI.getType(Src);
4166-
auto NumBits = SrcTy.getSizeInBits();
4162+
Register Dst = MI.getOperand(0).getReg();
4163+
Register Src = MI.getOperand(1).getReg();
4164+
LLT DstTy = MRI.getType(Dst);
4165+
LLT SrcTy = MRI.getType(Src);
4166+
TypeSize NumBits = SrcTy.getSizeInBits();
41674167

41684168
assert(NumBits < 32u);
41694169

41704170
auto ShiftAmt = B.buildConstant(S32, 32u - NumBits);
4171-
Src = B.buildAnyExt(S32, {Src}).getReg(0u);
4172-
Src = B.buildLShr(S32, {Src}, ShiftAmt).getReg(0u);
4173-
B.buildInstr(AMDGPU::G_AMDGPU_FFBH_U32, {Dst}, {Src});
4171+
auto Tmp = B.buildAnyExt(S32, {Src}).getReg(0u);
4172+
Tmp = B.buildLShr(S32, {Tmp}, ShiftAmt).getReg(0u);
4173+
B.buildInstr(AMDGPU::G_AMDGPU_FFBH_U32, {Dst}, {Tmp});
41744174
MI.eraseFromParent();
41754175
return true;
41764176
}

0 commit comments

Comments
 (0)