Skip to content

release/19.x: [Mips] Fix fast isel for i16 bswap. (#103398) #104745

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Aug 20, 2024

Conversation

llvmbot
Copy link
Member

@llvmbot llvmbot commented Aug 19, 2024

Backport ebe7265

Requested by: @nikic

@llvmbot llvmbot added this to the LLVM 19.X Release milestone Aug 19, 2024
@llvmbot
Copy link
Member Author

llvmbot commented Aug 19, 2024

@dtcxzyw What do you think about merging this PR to the release branch?

We need to mask the SRL result to 8 bits before ORing in the SLL. This
is needed in case bits 23:16 of the input aren't zero. They will have
been shifted into bits 15:8.

We don't need to AND the result with 0xffff. It's ok if the upper 16
bits of the register are garbage.

Fixes llvm#103035.

(cherry picked from commit ebe7265)
@tru tru merged commit 9545ef5 into llvm:release/19.x Aug 20, 2024
8 of 10 checks passed
Copy link

@nikic (or anyone else). If you would like to add a note about this fix in the release notes (completely optional). Please reply to this comment with a one or two sentence description of the fix. When you are done, please add the release:note label to this PR.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
Development

Successfully merging this pull request may close these issues.

4 participants