-
Notifications
You must be signed in to change notification settings - Fork 13.4k
[SystemZ] Fix a bug introduced by #135767 #138280
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
@llvm/pr-subscribers-backend-systemz Author: Dominik Steenken (dominik-steenken) ChangesCommit This commit fixes this by explicitly labeling Full diff: https://github.com/llvm/llvm-project/pull/138280.diff 1 Files Affected:
diff --git a/llvm/lib/Target/SystemZ/SystemZFrameLowering.cpp b/llvm/lib/Target/SystemZ/SystemZFrameLowering.cpp
index 5b6b8773e6c58..d24a94ab25ff3 100644
--- a/llvm/lib/Target/SystemZ/SystemZFrameLowering.cpp
+++ b/llvm/lib/Target/SystemZ/SystemZFrameLowering.cpp
@@ -13,6 +13,7 @@
#include "SystemZRegisterInfo.h"
#include "SystemZSubtarget.h"
#include "llvm/CodeGen/LivePhysRegs.h"
+#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineModuleInfo.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/RegisterScavenging.h"
@@ -584,7 +585,7 @@ void SystemZELFFrameLowering::emitPrologue(MachineFunction &MF,
// Reload return address from 8 bytes above stack pointer.
BuildMI(MBB, MBBI, DL, ZII->get(SystemZ::LG))
- .addReg(SystemZ::R14D)
+ .addReg(SystemZ::R14D, RegState::Define)
.addReg(SystemZ::R15D)
.addImm(8)
.addReg(0);
|
Can you also add the |
Commit `083b4a3d66` introduced a store-and-load pair around the `BRASL` call to mcount. That load instruction did not properly declare its target register as defined, leading to a bad machine instruction. This commit fixes this by explicitly labeling `%r14` on the load as `def`.
1439f8f
to
7f076a8
Compare
Done |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM, thanks!
LLVM Buildbot has detected a new failure on builder Full details are available at: https://lab.llvm.org/buildbot/#/builders/66/builds/13405 Here is the relevant piece of the build log for the reference
|
Will look into it shortly |
Commit
083b4a3d66
introduced a store-and-load pair around theBRASL
call to mcount. That load instruction did not properly declare its target register as defined, leading to a bad machine instruction.This commit fixes this by explicitly labeling
%r14
on the load asdef
.