Skip to content

[JITLink][RISCV] Implement .eh_frame handling #66067

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 1 commit into from
Closed
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
21 changes: 21 additions & 0 deletions llvm/include/llvm/ExecutionEngine/JITLink/riscv.h
Original file line number Diff line number Diff line change
Expand Up @@ -203,6 +203,27 @@ enum EdgeKind_riscv : Edge::Kind {
/// Fixup <- (Target - Fixup + Addend)
R_RISCV_32_PCREL,

/// A 64-bit delta.
///
/// Delta from the fixup to the target.
///
/// Fixup expression:
/// Fixup <- Target - Fixup + Addend : int64
///
Delta64,

/// A 32-bit negative delta.
///
/// Delta from the target back to the fixup.
///
/// Fixup expression:
/// Fixup <- Fixup - Target + Addend : int32
///
/// Errors:
/// - The result of the fixup expression must fit into an int32, otherwise
/// an out-of-range error will be returned.
NegDelta32,

/// An auipc/jalr pair eligible for linker relaxation.
///
/// Linker relaxation will replace this with R_RISCV_RVC_JUMP or R_RISCV_JAL
Expand Down
9 changes: 8 additions & 1 deletion llvm/lib/ExecutionEngine/JITLink/EHFrameSupport.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -129,11 +129,18 @@ Error EHFrameEdgeFixer::processBlock(ParseContext &PC, Block &B) {
BlockEdgeMap BlockEdges;
for (auto &E : B.edges())
if (E.isRelocation()) {
if (BlockEdges.count(E.getOffset()))
if (BlockEdges.count(E.getOffset())) {
// RISC-V may use ADD/SUB relocation pairs for PC-range and
// DW_CFA_advance_loc. We don't need to process these fields here so
// just ignore this on RISC-V.
if (PC.G.getTargetTriple().isRISCV())
continue;

return make_error<JITLinkError>(
"Multiple relocations at offset " +
formatv("{0:x16}", E.getOffset()) + " in " + EHFrameSectionName +
" block at address " + formatv("{0:x16}", B.getAddress()));
}

BlockEdges[E.getOffset()] = EdgeTarget(E);
}
Expand Down
21 changes: 21 additions & 0 deletions llvm/lib/ExecutionEngine/JITLink/ELF_riscv.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -11,10 +11,12 @@
//===----------------------------------------------------------------------===//

#include "llvm/ExecutionEngine/JITLink/ELF_riscv.h"
#include "EHFrameSupportImpl.h"
#include "ELFLinkGraphBuilder.h"
#include "JITLinkGeneric.h"
#include "PerGraphGOTAndPLTStubsBuilder.h"
#include "llvm/BinaryFormat/ELF.h"
#include "llvm/ExecutionEngine/JITLink/DWARFRecordSectionSplitter.h"
#include "llvm/ExecutionEngine/JITLink/JITLink.h"
#include "llvm/ExecutionEngine/JITLink/riscv.h"
#include "llvm/Object/ELF.h"
Expand Down Expand Up @@ -453,6 +455,18 @@ class ELFJITLinker_riscv : public JITLinker<ELFJITLinker_riscv> {
*(little32_t *)FixupPtr = Word32;
break;
}
case Delta64: {
int64_t Value = E.getTarget().getAddress() + E.getAddend() - FixupAddress;
*(little64_t *)FixupPtr = Value;
break;
}
case NegDelta32: {
int64_t Value = FixupAddress - E.getTarget().getAddress() + E.getAddend();
if (LLVM_UNLIKELY(!isInRangeForImm(Value, 32)))
return makeTargetOutOfRangeError(G, B, E);
*(little32_t *)FixupPtr = Value;
break;
}
case AlignRelaxable:
// Ignore when the relaxation pass did not run
break;
Expand Down Expand Up @@ -959,6 +973,13 @@ void link_ELF_riscv(std::unique_ptr<LinkGraph> G,
PassConfiguration Config;
const Triple &TT = G->getTargetTriple();
if (Ctx->shouldAddDefaultTargetPasses(TT)) {
// Add eh-frame passses.
Config.PrePrunePasses.push_back(DWARFRecordSectionSplitter(".eh_frame"));
Config.PrePrunePasses.push_back(
EHFrameEdgeFixer(".eh_frame", TT.isRISCV32() ? 4 : 8, riscv::R_RISCV_32,
riscv::R_RISCV_64, riscv::R_RISCV_32_PCREL,
riscv::Delta64, riscv::NegDelta32));
Config.PrePrunePasses.push_back(EHFrameNullTerminator(".eh_frame"));
if (auto MarkLive = Ctx->getMarkLivePass(TT))
Config.PrePrunePasses.push_back(std::move(MarkLive));
else
Expand Down
4 changes: 4 additions & 0 deletions llvm/lib/ExecutionEngine/JITLink/riscv.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -78,6 +78,10 @@ const char *getEdgeKindName(Edge::Kind K) {
return "R_RISCV_SET32";
case R_RISCV_32_PCREL:
return "R_RISCV_32_PCREL";
case Delta64:
return "Delta64";
case NegDelta32:
return "NegDelta32";
case CallRelaxable:
return "CallRelaxable";
case AlignRelaxable:
Expand Down
77 changes: 77 additions & 0 deletions llvm/test/ExecutionEngine/JITLink/RISCV/ELF_ehframe.s
Original file line number Diff line number Diff line change
@@ -0,0 +1,77 @@
# REQUIRES: asserts

# RUN: llvm-mc -triple=riscv32-linux-gnu -mattr=+relax -filetype=obj -o %t.32.o %s
# RUN: llvm-jitlink -noexec -phony-externals -debug-only=jitlink %t.32.o 2>&1 | \
# RUN: FileCheck %s

# RUN: llvm-mc -triple=riscv64-linux-gnu -mattr=+relax -filetype=obj -o %t.64.o %s
# RUN: llvm-jitlink -noexec -phony-externals -debug-only=jitlink %t.64.o 2>&1 | \
# RUN: FileCheck %s

# Check that splitting of eh-frame sections works.
#
# CHECK: DWARFRecordSectionSplitter: Processing .eh_frame...
# CHECK: Processing block at
# CHECK: Processing CFI record at
# CHECK: Extracted {{.*}} section = .eh_frame
# CHECK: Processing CFI record at
# CHECK: Extracted {{.*}} section = .eh_frame
# CHECK: EHFrameEdgeFixer: Processing .eh_frame in "{{.*}}"...
# CHECK: Processing block at
# CHECK: Processing CFI record at
# CHECK: Record is CIE
# CHECK: Processing block at
# CHECK: Processing CFI record at
# CHECK: Record is FDE
# CHECK: Adding edge at {{.*}} to CIE at: {{.*}}
# CHECK: Existing edge at {{.*}} to PC begin at {{.*}}
# CHECK: Adding keep-alive edge from target at {{.*}} to FDE at {{.*}}
# CHECK: Processing block at
# CHECK: Processing CFI record at
# CHECK: Record is FDE
# CHECK: Adding edge at {{.*}} to CIE at: {{.*}}
# CHECK: Existing edge at {{.*}} to PC begin at {{.*}}
# CHECK: Adding keep-alive edge from target at {{.*}} to FDE at {{.*}}

## This is "int main { throw 1; }" compiled for riscv32. We use the 32-bit
## version because it is also legal for riscv64.
.text
.globl main
.p2align 1
.type main,@function
main:
.cfi_startproc
addi sp, sp, -16
.cfi_def_cfa_offset 16
sw ra, 12(sp)
.cfi_offset ra, -4
li a0, 4
call __cxa_allocate_exception
li a1, 1
sw a1, 0(a0)
lga a1, _ZTIi
li a2, 0
call __cxa_throw
.Lfunc_end0:
.size main, .Lfunc_end0-main
.cfi_endproc

.globl dup
.p2align 1
.type dup,@function
dup:
.cfi_startproc
addi sp, sp, -16
.cfi_def_cfa_offset 16
sw ra, 12(sp)
.cfi_offset ra, -4
li a0, 4
call __cxa_allocate_exception
li a1, 1
sw a1, 0(a0)
lga a1, _ZTIi
li a2, 0
call __cxa_throw
.Lfunc_end1:
.size dup, .Lfunc_end1-dup
.cfi_endproc
104 changes: 104 additions & 0 deletions llvm/test/ExecutionEngine/JITLink/RISCV/ELF_ehframe.test
Original file line number Diff line number Diff line change
@@ -0,0 +1,104 @@
# RUN: yaml2obj -DELFCLASS=ELFCLASS32 -o %t.32.o %s
# RUN: llvm-jitlink -noexec -check %s %t.32.o
# RUN: yaml2obj -DELFCLASS=ELFCLASS64 -o %t.64.o %s
# RUN: llvm-jitlink -noexec -check %s %t.64.o

### Compiled from the following code with -mattr=+relax to force relocations for
### address_range and DW_CFA_advance_loc (both needed for .balign).
## .text
## .globl main
## .p2align 1
## .type main,@function
## main:
## .cfi_startproc
## .balign 8
## addi sp, sp, -16
## cfa_advance_loc:
## .cfi_def_cfa_offset 16
## nop
## main_end:
## .size main, main_end-main
## .cfi_endproc

--- !ELF
FileHeader:
Class: [[ELFCLASS]]
Data: ELFDATA2LSB
Type: ET_REL
Machine: EM_RISCV
SectionHeaderStringTable: .strtab
Sections:
- Name: .text
Type: SHT_PROGBITS
Flags: [ SHF_ALLOC, SHF_EXECINSTR ]
AddressAlign: 0x8
Content: 13000000130101FF13000000
- Name: .eh_frame
Type: SHT_PROGBITS
Flags: [ SHF_ALLOC ]
AddressAlign: 0x8
Content: 1000000000000000017A5200017801011B0C02001000000018000000000000000000000000400E10
- Name: .rela.text
Type: SHT_RELA
Flags: [ SHF_INFO_LINK ]
Link: .symtab
AddressAlign: 0x8
Info: .text
Relocations:
- Type: R_RISCV_ALIGN
Addend: 4
- Name: .rela.eh_frame
Type: SHT_RELA
Flags: [ SHF_INFO_LINK ]
Link: .symtab
AddressAlign: 0x8
Info: .eh_frame
Relocations:
- Offset: 0x1C
Symbol: main
Type: R_RISCV_32_PCREL
- Offset: 0x20
Symbol: main_end
Type: R_RISCV_ADD32
- Offset: 0x20
Symbol: main
Type: R_RISCV_SUB32
- Offset: 0x25
Symbol: cfa_advance_loc
Type: R_RISCV_SET6
- Offset: 0x25
Symbol: main
Type: R_RISCV_SUB6
- Type: SectionHeaderTable
Sections:
- Name: .strtab
- Name: .text
- Name: .rela.text
- Name: .eh_frame
- Name: .rela.eh_frame
- Name: .symtab
Symbols:
- Name: cfa_advance_loc
Section: .text
Value: 0x8
- Name: main_end
Section: .text
Value: 0xC
- Name: main
Type: STT_FUNC
Section: .text
Binding: STB_GLOBAL
Size: 0xC
- Name: eh_frame
Type: STT_SECTION
Binding: STB_GLOBAL
Section: .eh_frame
Size: 0x28
...

## CIE_pointer
# jitlink-check: *{4}(eh_frame + 0x1c) = main - (eh_frame + 0x1c)
## address_range
# jitlink-check: *{4}(eh_frame + 0x20) = main_end - main
## DW_CFA_advance_loc
# jitlink-check: (*{1}(eh_frame + 0x25)) & 0x3f = cfa_advance_loc - main