Skip to content

[RISCV] Update llvm/test/MC/RISCV/attribute-arch.s for RISC-V Pointer Masking #80748

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Feb 5, 2024

Conversation

michaelmaitland
Copy link
Contributor

@michaelmaitland michaelmaitland commented Feb 5, 2024

I forgot to update this test in #79929

@llvmbot llvmbot added the mc Machine (object) code label Feb 5, 2024
@llvmbot
Copy link
Member

llvmbot commented Feb 5, 2024

@llvm/pr-subscribers-mc

@llvm/pr-subscribers-backend-risc-v

Author: Michael Maitland (michaelmaitland)

Changes

… Masking

I forgot to update this test in #79929


Full diff: https://github.com/llvm/llvm-project/pull/80748.diff

1 Files Affected:

  • (modified) llvm/test/MC/RISCV/attribute-arch.s (+30)
diff --git a/llvm/test/MC/RISCV/attribute-arch.s b/llvm/test/MC/RISCV/attribute-arch.s
index 34b7ee52da320d..b808ebb42e4a99 100644
--- a/llvm/test/MC/RISCV/attribute-arch.s
+++ b/llvm/test/MC/RISCV/attribute-arch.s
@@ -392,3 +392,33 @@
 
 .attribute arch, "rv64i_xsfvfwmaccqqq"
 # CHECK: attribute      5, "rv64i2p1_f2p2_zicsr2p0_zve32f1p0_zve32x1p0_zvfbfmin1p0_zvl32b1p0_xsfvfwmaccqqq1p0"
+
+.attribute arch, "rv32i2p1_ssnpm0p8"
+# CHECK: attribute      5, "rv32i2p1_ssnpm0p8"
+
+.attribute arch, "rv32i2p1_smnpm0p8"
+# CHECK: attribute      5, "rv32i2p1_smnpm0p8"
+
+.attribute arch, "rv32i2p1_smmpm0p8"
+# CHECK: attribute      5, "rv32i2p1_smmpm0p8"
+
+.attribute arch, "rv32i2p1_sspm0p8"
+# CHECK: attribute      5, "rv32i2p1_sspm0p8"
+
+.attribute arch, "rv32i2p1_supm0p8"
+# CHECK: attribute      5, "rv32i2p1_supm0p8"
+
+.attribute arch, "rv64i2p1_ssnpm0p8"
+# CHECK: attribute      5, "rv64i2p1_ssnpm0p8"
+
+.attribute arch, "rv64i2p1_smnpm0p8"
+# CHECK: attribute      5, "rv64i2p1_smnpm0p8"
+
+.attribute arch, "rv64i2p1_smmpm0p8"
+# CHECK: attribute      5, "rv64i2p1_smmpm0p8"
+
+.attribute arch, "rv64i2p1_sspm0p8"
+# CHECK: attribute      5, "rv64i2p1_sspm0p8"
+
+.attribute arch, "rv64i2p1_supm0p8"
+# CHECK: attribute      5, "rv64i2p1_supm0p8"

Copy link
Collaborator

@topperc topperc left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM. Please fix the ... in the title before committing.

@michaelmaitland michaelmaitland changed the title [RISCV] Update llvm/test/MC/RISCV/attribute-arch.s for RISC-V Pointer… [RISCV] Update llvm/test/MC/RISCV/attribute-arch.s for RISC-V Pointer Masking Feb 5, 2024
@michaelmaitland michaelmaitland merged commit dfdea4d into llvm:main Feb 5, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
backend:RISC-V mc Machine (object) code
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants