#
angelscript
Here are 2 public repositories matching this topic...
This is a simple Verilog to SimulIDE block converter written in Python using the PLY module.
python converter parser compiler simulation xml transpiler ply verilog angelscript verilog-hdl simulide
-
Updated
Apr 19, 2025 - Python
Improve this page
Add a description, image, and links to the angelscript topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the angelscript topic, visit your repo's landing page and select "manage topics."