#
ddr
Here are 3 public repositories matching this topic...
A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video pipeline with remote connectivity. For Sony, Series7 & open FPGA makers on limited budget. Augments openXC7 CI/CD, challenging its timing-savvy. Promotes the lesser-known EU boards.
opensource video fpga camera serdes ddr raspberrypi rtl isp vlc hdmi systemverilog csi hd image-sensor uhd low-budget imx283 signal-integrity
-
Updated
Apr 24, 2025 - SystemVerilog
Alchitry Au FPGA Board Example Project
-
Updated
Jan 12, 2024 - SystemVerilog
Improve this page
Add a description, image, and links to the ddr topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the ddr topic, visit your repo's landing page and select "manage topics."