Update AVR_Mega0 and AVR_Dx demo projects #2
Conversation
|
Can you not use the common files from the FreeRTOS/FreeRTOS repo? This repo is submoduled in the FreeRTOS/FreeRTOS repo. |
|
That's means to include files direct into projects? In this page is mentioned that files from FreeRTOS/Demo/Common/Minimal could be used. |
Yes - all I wanted to point that you do not need to copy these files and you can directly reference those files. |
Thank you for feedback! I'll update this PR |
- Merge pull request FreeRTOS#2 from IPG-TIP-Xtensa/dev-xtensa-smp - Cadence/Xtensa: Update example tests - Cadence/Xtensa: SMP and stress test cleanup - Cadence/Xtensa: SMP fixes to enable multicore Palladium - Cadence/Xtensa: Fix recently-simplified LSP generation logic. - Cadence/Xtensa: Update coproc test for SMP configs - Cadence/Xtensa: Clean up timer definitions - Example updates for Xtensa v3.11 port - link with -mlsp=sim Signed-off-by: Ian Thompson <[email protected]>
Update AVR_Mega0 and AVR_Dx demo projects
Update AVR_Mega0 and AVR_Dx demo with CLI, Tickless and Percepio Tracealyser example projects
Update projects paths to new structure
Test Steps
Related Issue
By submitting this pull request, I confirm that you can use, modify, copy, and redistribute this contribution, under the terms of your choice.