Verilog: fix for multi-ary binary primitive gates by kroening · Pull Request #885 · diffblue/hw-cbmc